An automatic routing method for macro cell VLSI layout is described. This method is distinctive in that a new channel definition algorithm is employed to reduce routing detours and that a rectilinear channel spacer" is used to optimize the channel routing. This method is combined with a floorplanning program which optimizes design quality globally. Some experimental results are also shown to evaluate the performance of this method.