The search functionality is under construction.

Author Search Result

[Author] Shuenn-Yuh LEE(2hit)

1-2hit
  • Low-Power Fifth-Order Butterworth OTA-C Low-Pass Filter with an Impedance Scaler for Portable ECG Applications

    Shuenn-Yuh LEE  Cheng-Pin WANG  Chuan-Yu SUN  Po-Hao CHENG  Yuan-Sun CHU  

     
    PAPER-Electronic Circuits

      Vol:
    E101-C No:12
      Page(s):
    942-952

    This study proposes a multiple-output differential-input operational transconductance amplifier-C (MODI OTA-C) filter with an impedance scaler to detect cardiac activity. A ladder-type fifth-orderButterworth low-pass filter with a large time constant and low noise is implemented to reduce coefficient sensitivity and address signal distortion. Moreover, linearized MODI OTA structures with reduced transconductance and impedance scaler circuits for noise reduction are used to achieve a wide dynamic range (DR). The OTA-based circuit is operated in the subthreshold region at a supply voltage of 1 V to reduce the power consumption of the wearable device in long-term use. Experimental results of the filter with a bandwidth of 250 Hz reveal that DR is 57.6 dB, and the harmonic distortion components are below -59 dB. The power consumption of the filter, which is fabricated through a TSMC 0.18 µm CMOS process, is lower than 390 nW, and the active area is 0.135 mm2.

  • VLSI Implementation of Implantable Wireless Power and Data Transmission Micro-Stimulator for Neuromuscular Stimulation

    Shuenn-Yuh LEE  Shyh-Chyang LEE  Jia-Jin Jason CHEN  

     
    PAPER-Integrated Electronics

      Vol:
    E87-C No:6
      Page(s):
    1062-1068

    This paper presents the realization of the radio frequency (RF) power and data transmission for implantable microstimulators. This implantable device composes an internal RF front-end circuit, a control circuit, and a microstimulator. A 2 MHz AM-modulated signal including the power and data necessary for the implantable device is received, and a stable dc voltage and digital data will be extracted to further stimulate neuromuscular stimulation. In this implantable stimulator, the digital part is implemented by field programmable gate array (FPGA), and the analog part is implemented in a standard single-poly fifth-metal 0.25 µm CMOS process. The latter occupies a silicon area smaller than 0.00638 mm2 and produces an output current with 5-bit resolution for stimulations. The measuring stimulating current is 2.77 mA while the stimulation frequency is from 20 Hz to 2 kHz and the pulse width of stimulation current is from 100 µs to 450 µs. In addition, the simulation results of the RF front-end circuit and the verification of the control logic circuit are also presented in this paper.