The search functionality is under construction.

Author Search Result

[Author] Tatsuki OTAKE(2hit)

1-2hit
  • Battery-Powered Wild Animal Detection Nodes with Deep Learning

    Hiroshi SAITO  Tatsuki OTAKE  Hayato KATO  Masayuki TOKUTAKE  Shogo SEMBA  Yoichi TOMIOKA  Yukihide KOHIRA  

     
    PAPER

      Pubricized:
    2020/07/01
      Vol:
    E103-B No:12
      Page(s):
    1394-1402

    Since wild animals are causing more accidents and damages, it is important to safely detect them as early as possible. In this paper, we propose two battery-powered wild animal detection nodes based on deep learning that can automatically detect wild animals; the detection information is notified to the people concerned immediately. To use the proposed nodes outdoors where power is not available, we devise power saving techniques for the proposed nodes. For example, deep learning is used to save power by avoiding operations when wild animals are not detected. We evaluate the operation time and the power consumption of the proposed nodes. Then, we evaluate the energy consumption of the proposed nodes. Also, we evaluate the detection range of the proposed nodes, the accuracy of deep learning, and the success rate of communication through field tests to demonstrate that the proposed nodes can be used to detect wild animals outdoors.

  • A Design Method for Designing Asynchronous Circuits on Commercial FPGAs Using Placement Constraints

    Tatsuki OTAKE  Hiroshi SAITO  

     
    PAPER

      Vol:
    E103-A No:12
      Page(s):
    1427-1436

    In this paper, we propose a design method to design asynchronous circuits with bundled-data implementation on commercial Field Programmable Gate Arrays using placement constraints. The proposed method uses two types of placement constraints to reduce the number of delay adjustments to fix timing violations and to improve the performance of the bundled-data implementation. We also propose a floorplan algorithm to reduce the control-path delays specific to the bundled-data implementation. Using the proposed method, we could design the asynchronous circuits whose performance is close to and energy consumption is small compared to the synchronous counterparts with less delay adjustment.