1-3hit |
Nimit BOONPIROM Yothin PREMPRANEERACH Kitti PAITHOONWATANAKIJ Kraison AUNCHALEEVARAPAN Shuichi NITTA
This paper reduces system imbalance by replacing the single-switch converter with a synchronized double-switch converter based on two active switches technique and hybrid balance technique, including active balance and passive balance for common mode noise reduction. The system balance is experimentally evaluated by the common mode rejection ratio (CMRR). Finally, examples show that the CMRR of the single-switch converter is improved from 1.67 dB to 32.04 dB when the double-converter with two active switches technique is applied and to 41.5 dB when the double-switch converter with hybrid balance technique is applied.
Eitake IBARAGI Akira HYOGO Keitaro SEKINE
In this paper, two types of improved CMRR CMOS OAs, N type and P type, without common-mode feedback and the cascode current mirrors, are proposed. The CMRR of proposed OAs are enhanced by compensating variations in tail bias current, caused by a common mode input signal, at the differential input stage, by means of feedforward controlled current source. Simulation results show that the CMRR of the proposed OAs are 20dB higher than that of conventional OAs.
Fujihiko MATSUMOTO Yukio ISHIBASHI
According as the fine LSI process technique develops, the technique to reduce power dissipation of high-frequency integrated analog circuits is getting more important. This paper describes a design of high-frequency integrator with low power dissipation for monolithic leapfrog filters. In the design of the conventional monolithic integrators, there has been a great dfficulty that a high-frequency integrator which can operate at low supply voltage cannot be realized without additional circuits, such as unbalanced-to-balanced conversion circuits and common-mode feedback circuits. The proposed integrator is based on the Miller integrator. By a PNP current mirror circuit, high CMRR is realized. However, the high-frequency characteristic of the integrator is independent of PNP transistors. In addition, it can operate at low supply voltage. The excess phase shift of the integrator is compensated by insertion of the compensation capacitance. The effectiveness of the proposed technique is confirmed by PSPICE simulation. The simulation results of the integrator shows that the common-mode gain is efficiently low and the virtual ground is realized, and that moderate phase compensation can be achieved. The simulation results of the 3rd-order leapfrog filter using the integrator shows that the 50 MHz-cutoff frequency filter is obtained. Its power dissipation in operating 2 V-supply voltage is 5.22 mW.