The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] CPU core(2hit)

1-2hit
  • PEAS-I: A Hardware/Software Codesign System for ASIP Development

    Jun SATO  Alauddin Y. ALOMARY  Yoshimichi HONMA  Takeharu NAKATA  Akichika SHIOMI  Nobuyuki HIKICHI  Masaharu IMAI  

     
    PAPER-Computer Aided Design (CAD)

      Vol:
    E77-A No:3
      Page(s):
    483-491

    This paper describes the current implementation and experimental results of a hardware/software codesign system for ASIP (Application Specific Integrated Processor) development: the PEAS-I System. The PEAS-I system accepts a set of application programs written in C language, associated data set, module database, and design constraints such as chip area and power consumption. The system then generates an optimized CPU core design in the form of an HDL as well as a set of application program development tools such as a C compiler, an assembler and a simulator. Another important feature of the PEAS-I system is that the system is able to give accurate estimations of chip area and performance before the detailed design of the ASIP is completed. According to the experimental results, the PEAS-I system has been found to be highly effective and efficient for ASIP development.

  • A Design of Static Operatable Low-Power 16-bit Microprocessor

    Hiroaki KANEKO  Takashi MIYAZAKI  Hideki SUGIMOTO  

     
    PAPER-Low-Voltage Operation

      Vol:
    E75-C No:10
      Page(s):
    1188-1195

    This paper describes a 16-bit microprocessor using circuit and process technology that realize static operation considering low-power consumption. The microprocessor so called V30HL achieved 4 times of performance per a unit power consumption as well as kept a complete software/hardware compatibility with standard 16-bit microprocessors. Also, the microprocessor operates in the range of DC-8 MHz for 2.7-5.5 V supply.