The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] flat panel display(4hit)

1-4hit
  • A Circuit Analysis of Pre-Emphasis Pulses for RC Delay Lines

    Kazuki MATSUYAMA  Toru TANZAWA  

     
    PAPER-Circuit Theory

      Pubricized:
    2020/11/24
      Vol:
    E104-A No:6
      Page(s):
    912-926

    This paper formulates minimal word-line (WL) delay time with pre-emphasis pulses to design the pulse width as a function of the overdrive voltage for large memory arrays such as 3D NAND. Circuit theory for a single RC line only with capacitance to ground and that only with coupling capacitance as well as a general case where RC lines have both grounded and coupling capacitance is discussed to provide an optimum pre-emphasis pulse width to minimize the delay time. The theory is expanded to include the cases where the resistance of the RC line driver is not negligibly small. The minimum delay time formulas of a single RC delay line and capacitive coupling RC lines was in good agreement (i.e. within 5% error) with measurement. With this research, circuit designers can estimate an optimum pre-emphasis pulse width and the delay time for an RC line in the initial design phase.

  • Surface Conduction Electron Emission from ZnO Film

    Shengli WU  Chengli WANG  Jintao ZHANG  Wenbo HU  Chunliang LIU  

     
    LETTER

      Vol:
    E91-C No:10
      Page(s):
    1554-1556

    The properties of the surface-conduction electron-emitter display (SED) are mainly decided by the surface-conduction electron emitters (SCE), which are normally made from the expensive metal Pd. In this study, we propose to use metal Zn instead of Pd as the emitter material. Both the device electrode and ZnO thin film are deposited by a sputter, and the electron emitters (SCE) are formed by the electro-forming process. The electron emission characteristic is obtained and the luminescence is observed.

  • Multi-Level Confined Error Diffusion Algorithm for Flat Panel Display

    JunHak LEE  Takahiko HORIUCHI  Shoji TOMINAGA  

     
    PAPER-Image Processing and Video Processing

      Vol:
    E91-D No:1
      Page(s):
    62-69

    The reduction of a structural pattern at specific gray levels or at the special condition of image data has mainly been discussed in digital halftone methods. This problem is more severe in some flat panel displays because their black levels typically are brighter than other displays blocks. The authors proposed an advanced confined error diffusion (ACED) algorithm which was a well-organized halftone algorithm for flat panel devices. In this paper, we extend the ACED algorithm to the multi-level systems, which are capable of displaying more than 2 levels. Our extension has two merits for the hardware implementation. First, it can be processed in real time using the look-up table based method. The second one is the flexibility of selecting the used gray level. This paper discusses the performance of the proposed algorithms with experimental results for natural test images.

  • 3D Error Diffusion Method Based on Edge Detection for Flat Panel Display

    Zujun LIU  Chunliang LIU  Shengli WU  

     
    LETTER-Electronic Displays

      Vol:
    E89-C No:10
      Page(s):
    1485-1486

    A 3 dimensional (3D) error diffusion method based on edge detection for flat panel display (FPD) is presented. The new method diffuses errors to the neighbor pixels in current frame and the neighbor pixel in the next frame. And the weights of error filters are dynamically adjusted based on the results of edge detection in each pixel's processing, which makes the weights coincide with the local edge feathers of input image. The proposed method can reduce worm artifacts and improve reproduction precision of image details.