The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] microprocessors(2hit)

1-2hit
  • Area-Efficient Microarchitecture for Reinforcement of Turbo Mode

    Shinobu MIWA  Takara INOUE  Hiroshi NAKAMURA  

     
    PAPER-Computer System

      Vol:
    E97-D No:5
      Page(s):
    1196-1210

    Turbo mode, which accelerates many applications without major change of existing systems, is widely used in commercial processors. Since time duration or powerfulness of turbo mode depends on peak temperature of a processor chip, reducing the peak temperature can reinforce turbo mode. This paper presents that adding small amount of hardware allows microprocessors to reduce the peak temperature drastically and then to reinforce turbo mode successfully. Our approach is to find out a few small units that become heat sources in a processor and to appropriately duplicate them for reduction of their power density. By duplicating the limited units and using the copies evenly, the processor can show significant performance improvement while achieving area-efficiency. The experimental result shows that the proposed method achieves up to 14.5% of performance improvement in exchange for 2.8% of area increase.

  • A Low-Power Instruction Issue Queue for Microprocessors

    Shingo WATANABE  Akihiro CHIYONOBU  Toshinori SATO  

     
    PAPER

      Vol:
    E91-C No:4
      Page(s):
    400-409

    Instruction issue queue is a key component which extracts instruction level parallelism (ILP) in modern out-of-order microprocessors. In order to exploit ILP for improving processor performance, instruction queue size should be increased. However, it is difficult to increase the size, since instruction queue is implemented by a content addressable memory (CAM) whose power and delay are much large. This paper introduces a low power and scalable instruction queue that replaces the CAM with a RAM. In this queue, instructions are explicitly woken up. Evaluation results show that the proposed instruction queue decreases processor performance by only 1.9% on average. Furthermore, the total energy consumption is reduced by 54% on average.