A Modular Tbit/s TDM-WDM Photonic ATM Switch Using Optical Output Buffers

Wen De ZHONG; Yoshihiro SHIMAZU; Masato TSUKADA; Kenichi YUKIMATSU

A Modular Tbit/s TDM-WDM Photonic ATM Switch Using Optical Output Buffers

Wen De ZHONG, Yoshihiro SHIMAZU, Masato TSUKADA, Kenichi YUKIMATSU

Full Text Views

0

Cite this

Summary :

The modular and growable photonic ATM switch architecture described in this paper uses both time-division and wavelength-division multiplexing technologies, so the switch capacity can be expanded in both the time and frequency domains. It uses a new implementation of output buffering scheme that overcomes the bottleneck in receiving and storing concurrent ultra fast optical cells. The capacity in one stage of a switch with this architecture can be increased from 32 gigabits per second to several terabits per second in a modular fashion. The proposed switch structure with output channel grouping can greatly reduce the amount of hardware and still guarantee the cell sequence.

Publication: IEICE TRANSACTIONS on Communications Vol.E77-B No.2 pp.190-196

Publication Date: 1994/02/25

Publicized

Online ISSN

DOI

Type of Manuscript: Special Section PAPER (Special Issue on Photonic Switching Technologies)

Category

Cite this

Copy

Wen De ZHONG, Yoshihiro SHIMAZU, Masato TSUKADA, Kenichi YUKIMATSU, "A Modular Tbit/s TDM-WDM Photonic ATM Switch Using Optical Output Buffers" in IEICE TRANSACTIONS on Communications, vol. E77-B, no. 2, pp. 190-196, February 1994, doi: .
Abstract: The modular and growable photonic ATM switch architecture described in this paper uses both time-division and wavelength-division multiplexing technologies, so the switch capacity can be expanded in both the time and frequency domains. It uses a new implementation of output buffering scheme that overcomes the bottleneck in receiving and storing concurrent ultra fast optical cells. The capacity in one stage of a switch with this architecture can be increased from 32 gigabits per second to several terabits per second in a modular fashion. The proposed switch structure with output channel grouping can greatly reduce the amount of hardware and still guarantee the cell sequence.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e77-b_2_190/_p

Copy

@ARTICLE{e77-b_2_190,
author={Wen De ZHONG, Yoshihiro SHIMAZU, Masato TSUKADA, Kenichi YUKIMATSU, },
journal={IEICE TRANSACTIONS on Communications},
title={A Modular Tbit/s TDM-WDM Photonic ATM Switch Using Optical Output Buffers},
year={1994},
volume={E77-B},
number={2},
pages={190-196},
abstract={The modular and growable photonic ATM switch architecture described in this paper uses both time-division and wavelength-division multiplexing technologies, so the switch capacity can be expanded in both the time and frequency domains. It uses a new implementation of output buffering scheme that overcomes the bottleneck in receiving and storing concurrent ultra fast optical cells. The capacity in one stage of a switch with this architecture can be increased from 32 gigabits per second to several terabits per second in a modular fashion. The proposed switch structure with output channel grouping can greatly reduce the amount of hardware and still guarantee the cell sequence.},
keywords={},
doi={},
ISSN={},
month={February},}

Copy

TY - JOUR
TI - A Modular Tbit/s TDM-WDM Photonic ATM Switch Using Optical Output Buffers
T2 - IEICE TRANSACTIONS on Communications
SP - 190
EP - 196
AU - Wen De ZHONG
AU - Yoshihiro SHIMAZU
AU - Masato TSUKADA
AU - Kenichi YUKIMATSU
PY - 1994
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E77-B
IS - 2
JA - IEICE TRANSACTIONS on Communications
Y1 - February 1994
AB - The modular and growable photonic ATM switch architecture described in this paper uses both time-division and wavelength-division multiplexing technologies, so the switch capacity can be expanded in both the time and frequency domains. It uses a new implementation of output buffering scheme that overcomes the bottleneck in receiving and storing concurrent ultra fast optical cells. The capacity in one stage of a switch with this architecture can be increased from 32 gigabits per second to several terabits per second in a modular fashion. The proposed switch structure with output channel grouping can greatly reduce the amount of hardware and still guarantee the cell sequence.
ER -