M-LCELP Speech Coding at 4kb/s with Multi-Mode and Multi-Codebook

Kazunori OZAWA; Masahiro SERIZAWA; Toshiki MIYANO; Toshiyuki NOMURA; Masao IKEKAWA; Shin-ichi TAUMI

M-LCELP Speech Coding at 4kb/s with Multi-Mode and Multi-Codebook

Kazunori OZAWA, Masahiro SERIZAWA, Toshiki MIYANO, Toshiyuki NOMURA, Masao IKEKAWA, Shin-ichi TAUMI

Full Text Views

0

Cite this

Summary :

This paper presents the M-LCELP (Multi-mode Learned Code Excited LPC) speech coder, which has been developed for the next generation half-rate digital cellular telephone systems. M-LCELP develops the following techniques to achieve high-quality synthetic speech at 4kb/s with practically reasonable computation and memory requirements: (1) Multi-mode and multi-codebook coding to improve coding efficiency, (2) Pitch lag differential coding with pitch tracking to reduce lag transmission rate, (3) A two-stage joint design regular-pulse codebook with common phase structure in voiced frames, to drastically reduce computation and memory requirements, (4) An efficient vector quantization for LSP parameters, (5) An adaptive MA type comb filter to suppress excitation signal inter-harmonic noise. The MOS subjective test results demonstrate that 4.075kb/s M-LCELP synthetic speech quality is mostly equivalent to that for a North American full-rate standard VSELP coder. M-LCELP codec requires 18 MOPS computation amount. The codec has been implemented using 2 floating-point dsp chips.

Publication: IEICE TRANSACTIONS on Communications Vol.E77-B No.9 pp.1114-1121

Publication Date: 1994/09/25

Publicized

Online ISSN

DOI

Type of Manuscript: Special Section PAPER (Special Issue on Mobile Multimedia Communications)

Category

Cite this

Copy

Kazunori OZAWA, Masahiro SERIZAWA, Toshiki MIYANO, Toshiyuki NOMURA, Masao IKEKAWA, Shin-ichi TAUMI, "M-LCELP Speech Coding at 4kb/s with Multi-Mode and Multi-Codebook" in IEICE TRANSACTIONS on Communications, vol. E77-B, no. 9, pp. 1114-1121, September 1994, doi: .
Abstract: This paper presents the M-LCELP (Multi-mode Learned Code Excited LPC) speech coder, which has been developed for the next generation half-rate digital cellular telephone systems. M-LCELP develops the following techniques to achieve high-quality synthetic speech at 4kb/s with practically reasonable computation and memory requirements: (1) Multi-mode and multi-codebook coding to improve coding efficiency, (2) Pitch lag differential coding with pitch tracking to reduce lag transmission rate, (3) A two-stage joint design regular-pulse codebook with common phase structure in voiced frames, to drastically reduce computation and memory requirements, (4) An efficient vector quantization for LSP parameters, (5) An adaptive MA type comb filter to suppress excitation signal inter-harmonic noise. The MOS subjective test results demonstrate that 4.075kb/s M-LCELP synthetic speech quality is mostly equivalent to that for a North American full-rate standard VSELP coder. M-LCELP codec requires 18 MOPS computation amount. The codec has been implemented using 2 floating-point dsp chips.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e77-b_9_1114/_p

Copy

@ARTICLE{e77-b_9_1114,
author={Kazunori OZAWA, Masahiro SERIZAWA, Toshiki MIYANO, Toshiyuki NOMURA, Masao IKEKAWA, Shin-ichi TAUMI, },
journal={IEICE TRANSACTIONS on Communications},
title={M-LCELP Speech Coding at 4kb/s with Multi-Mode and Multi-Codebook},
year={1994},
volume={E77-B},
number={9},
pages={1114-1121},
abstract={This paper presents the M-LCELP (Multi-mode Learned Code Excited LPC) speech coder, which has been developed for the next generation half-rate digital cellular telephone systems. M-LCELP develops the following techniques to achieve high-quality synthetic speech at 4kb/s with practically reasonable computation and memory requirements: (1) Multi-mode and multi-codebook coding to improve coding efficiency, (2) Pitch lag differential coding with pitch tracking to reduce lag transmission rate, (3) A two-stage joint design regular-pulse codebook with common phase structure in voiced frames, to drastically reduce computation and memory requirements, (4) An efficient vector quantization for LSP parameters, (5) An adaptive MA type comb filter to suppress excitation signal inter-harmonic noise. The MOS subjective test results demonstrate that 4.075kb/s M-LCELP synthetic speech quality is mostly equivalent to that for a North American full-rate standard VSELP coder. M-LCELP codec requires 18 MOPS computation amount. The codec has been implemented using 2 floating-point dsp chips.},
keywords={},
doi={},
ISSN={},
month={September},}

Copy

TY - JOUR
TI - M-LCELP Speech Coding at 4kb/s with Multi-Mode and Multi-Codebook
T2 - IEICE TRANSACTIONS on Communications
SP - 1114
EP - 1121
AU - Kazunori OZAWA
AU - Masahiro SERIZAWA
AU - Toshiki MIYANO
AU - Toshiyuki NOMURA
AU - Masao IKEKAWA
AU - Shin-ichi TAUMI
PY - 1994
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E77-B
IS - 9
JA - IEICE TRANSACTIONS on Communications
Y1 - September 1994
AB - This paper presents the M-LCELP (Multi-mode Learned Code Excited LPC) speech coder, which has been developed for the next generation half-rate digital cellular telephone systems. M-LCELP develops the following techniques to achieve high-quality synthetic speech at 4kb/s with practically reasonable computation and memory requirements: (1) Multi-mode and multi-codebook coding to improve coding efficiency, (2) Pitch lag differential coding with pitch tracking to reduce lag transmission rate, (3) A two-stage joint design regular-pulse codebook with common phase structure in voiced frames, to drastically reduce computation and memory requirements, (4) An efficient vector quantization for LSP parameters, (5) An adaptive MA type comb filter to suppress excitation signal inter-harmonic noise. The MOS subjective test results demonstrate that 4.075kb/s M-LCELP synthetic speech quality is mostly equivalent to that for a North American full-rate standard VSELP coder. M-LCELP codec requires 18 MOPS computation amount. The codec has been implemented using 2 floating-point dsp chips.
ER -