Design and evaluation of a high-performance switch architecture for free-space photonic switching systems is described. The switch is constructed of 2
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Shigeo URUSHIDANI, Masayasu YAMAGUCHI, Tsuyoshi YAMAMOTO, "A High-Performance Switch Architecture for Free-Space Photonic Switching Systems" in IEICE TRANSACTIONS on Communications,
vol. E82-B, no. 2, pp. 298-305, February 1999, doi: .
Abstract: Design and evaluation of a high-performance switch architecture for free-space photonic switching systems is described. The switch is constructed of 2
URL: https://global.ieice.org/en_transactions/communications/10.1587/e82-b_2_298/_p
Copy
@ARTICLE{e82-b_2_298,
author={Shigeo URUSHIDANI, Masayasu YAMAGUCHI, Tsuyoshi YAMAMOTO, },
journal={IEICE TRANSACTIONS on Communications},
title={A High-Performance Switch Architecture for Free-Space Photonic Switching Systems},
year={1999},
volume={E82-B},
number={2},
pages={298-305},
abstract={Design and evaluation of a high-performance switch architecture for free-space photonic switching systems is described. The switch is constructed of 2
keywords={},
doi={},
ISSN={},
month={February},}
Copy
TY - JOUR
TI - A High-Performance Switch Architecture for Free-Space Photonic Switching Systems
T2 - IEICE TRANSACTIONS on Communications
SP - 298
EP - 305
AU - Shigeo URUSHIDANI
AU - Masayasu YAMAGUCHI
AU - Tsuyoshi YAMAMOTO
PY - 1999
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E82-B
IS - 2
JA - IEICE TRANSACTIONS on Communications
Y1 - February 1999
AB - Design and evaluation of a high-performance switch architecture for free-space photonic switching systems is described. The switch is constructed of 2
ER -