In high-speed data networks, it is important to execute high-speed address resolution for packets at a router. To accomplish high-speed address resolution, address cache is effective. For HTTP accesses, it has been discussed that the Dual Zipfian Model can describe the distribution of the destination IP addresses, and it enabled us to derive the cache miss ratio in the steady state, i. e. , the cache miss ratio when the cache has full entries. However, at the time that systems are initialized or network topology is changed, the address cache has no address information or invalid address information. This paper shows the compulsory miss ratio which is the cache miss ratio when the cache has no address entry. In addition, we discuss the replacement policies of cache entries, for fast recovery of packet reachability, when the cache has information of unreachable address.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Masaki AIDA, Noriyuki TAKAHASHI, Michiyo MATSUDA, "Evaluation of Compulsory Miss Ratio for Address Cache and Replacement Policies for Restoring Packet Reachability" in IEICE TRANSACTIONS on Communications,
vol. E83-B, no. 7, pp. 1400-1408, July 2000, doi: .
Abstract: In high-speed data networks, it is important to execute high-speed address resolution for packets at a router. To accomplish high-speed address resolution, address cache is effective. For HTTP accesses, it has been discussed that the Dual Zipfian Model can describe the distribution of the destination IP addresses, and it enabled us to derive the cache miss ratio in the steady state, i. e. , the cache miss ratio when the cache has full entries. However, at the time that systems are initialized or network topology is changed, the address cache has no address information or invalid address information. This paper shows the compulsory miss ratio which is the cache miss ratio when the cache has no address entry. In addition, we discuss the replacement policies of cache entries, for fast recovery of packet reachability, when the cache has information of unreachable address.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e83-b_7_1400/_p
Copy
@ARTICLE{e83-b_7_1400,
author={Masaki AIDA, Noriyuki TAKAHASHI, Michiyo MATSUDA, },
journal={IEICE TRANSACTIONS on Communications},
title={Evaluation of Compulsory Miss Ratio for Address Cache and Replacement Policies for Restoring Packet Reachability},
year={2000},
volume={E83-B},
number={7},
pages={1400-1408},
abstract={In high-speed data networks, it is important to execute high-speed address resolution for packets at a router. To accomplish high-speed address resolution, address cache is effective. For HTTP accesses, it has been discussed that the Dual Zipfian Model can describe the distribution of the destination IP addresses, and it enabled us to derive the cache miss ratio in the steady state, i. e. , the cache miss ratio when the cache has full entries. However, at the time that systems are initialized or network topology is changed, the address cache has no address information or invalid address information. This paper shows the compulsory miss ratio which is the cache miss ratio when the cache has no address entry. In addition, we discuss the replacement policies of cache entries, for fast recovery of packet reachability, when the cache has information of unreachable address.},
keywords={},
doi={},
ISSN={},
month={July},}
Copy
TY - JOUR
TI - Evaluation of Compulsory Miss Ratio for Address Cache and Replacement Policies for Restoring Packet Reachability
T2 - IEICE TRANSACTIONS on Communications
SP - 1400
EP - 1408
AU - Masaki AIDA
AU - Noriyuki TAKAHASHI
AU - Michiyo MATSUDA
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E83-B
IS - 7
JA - IEICE TRANSACTIONS on Communications
Y1 - July 2000
AB - In high-speed data networks, it is important to execute high-speed address resolution for packets at a router. To accomplish high-speed address resolution, address cache is effective. For HTTP accesses, it has been discussed that the Dual Zipfian Model can describe the distribution of the destination IP addresses, and it enabled us to derive the cache miss ratio in the steady state, i. e. , the cache miss ratio when the cache has full entries. However, at the time that systems are initialized or network topology is changed, the address cache has no address information or invalid address information. This paper shows the compulsory miss ratio which is the cache miss ratio when the cache has no address entry. In addition, we discuss the replacement policies of cache entries, for fast recovery of packet reachability, when the cache has information of unreachable address.
ER -