IEICE TRANSACTIONS on Electronics
A 6.25 mm2 2.4 GHz CMOS 802.11b Transceiver
Summary :
This CMOS transceiver IC exploits the superheterodyne architecture to implement a low-cost RF front-end with only 6.25 mm2 die area for IEEE 802.11b standard. The transceiver is implemented in 0.25 µm CMOS process with 2.7 V supply voltage, and achieves a -86 dBm 11 Mb/s receive sensitivity and a 2 dBm transmit output power.
- Publication
- IEICE TRANSACTIONS on Electronics Vol.E88-C No.8 pp.1716-1722
- Publication Date
- 2005/08/01
- Publicized
- Online ISSN
- DOI
- 10.1093/ietele/e88-c.8.1716
- Type of Manuscript
- Special Section PAPER (Special Section on Papers Selected from AP-ASIC 2004)
- Category
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Yong-Hsiang HSIEH, Wei-Yi HU, Wen-Kai LI, Shin-Ming LIN, Chao-Liang CHEN, David J. CHEN, Sao-Jie CHEN, "A 6.25 mm2 2.4 GHz CMOS 802.11b Transceiver" in IEICE TRANSACTIONS on Electronics,
vol. E88-C, no. 8, pp. 1716-1722, August 2005, doi: 10.1093/ietele/e88-c.8.1716.
Abstract: This CMOS transceiver IC exploits the superheterodyne architecture to implement a low-cost RF front-end with only 6.25 mm2 die area for IEEE 802.11b standard. The transceiver is implemented in 0.25 µm CMOS process with 2.7 V supply voltage, and achieves a -86 dBm 11 Mb/s receive sensitivity and a 2 dBm transmit output power.
URL: https://global.ieice.org/en_transactions/electronics/10.1093/ietele/e88-c.8.1716/_p
Copy
@ARTICLE{e88-c_8_1716,
author={Yong-Hsiang HSIEH, Wei-Yi HU, Wen-Kai LI, Shin-Ming LIN, Chao-Liang CHEN, David J. CHEN, Sao-Jie CHEN, },
journal={IEICE TRANSACTIONS on Electronics},
title={A 6.25 mm2 2.4 GHz CMOS 802.11b Transceiver},
year={2005},
volume={E88-C},
number={8},
pages={1716-1722},
abstract={This CMOS transceiver IC exploits the superheterodyne architecture to implement a low-cost RF front-end with only 6.25 mm2 die area for IEEE 802.11b standard. The transceiver is implemented in 0.25 µm CMOS process with 2.7 V supply voltage, and achieves a -86 dBm 11 Mb/s receive sensitivity and a 2 dBm transmit output power.},
keywords={},
doi={10.1093/ietele/e88-c.8.1716},
ISSN={},
month={August},}
Copy
TY - JOUR
TI - A 6.25 mm2 2.4 GHz CMOS 802.11b Transceiver
T2 - IEICE TRANSACTIONS on Electronics
SP - 1716
EP - 1722
AU - Yong-Hsiang HSIEH
AU - Wei-Yi HU
AU - Wen-Kai LI
AU - Shin-Ming LIN
AU - Chao-Liang CHEN
AU - David J. CHEN
AU - Sao-Jie CHEN
PY - 2005
DO - 10.1093/ietele/e88-c.8.1716
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E88-C
IS - 8
JA - IEICE TRANSACTIONS on Electronics
Y1 - August 2005
AB - This CMOS transceiver IC exploits the superheterodyne architecture to implement a low-cost RF front-end with only 6.25 mm2 die area for IEEE 802.11b standard. The transceiver is implemented in 0.25 µm CMOS process with 2.7 V supply voltage, and achieves a -86 dBm 11 Mb/s receive sensitivity and a 2 dBm transmit output power.
ER -
English
