A BiCMOS A/D converter using a "differential voltage subconverter," which directly converts a voltage difference of complementary analog inputs to a digital code, is described. Fully differential architecture has advantages in immunity of common-mode error and in reduction of supply voltage. This differential-voltage subconverter realizes the fully differential A/D conversion without using interpolation technique. This subconverter is free from CR delay caused in the ladder resistors. Circuit techniques for high-accuracy conversion with single 5-V power supply, such as compensation technique for VBE modulation in emitter degeneration amplifier, are also described. A 10-b A/D converter is fabricated in a 0.8-µm BiCMOS process with fT of 9 GHz. It successfully operates at 50 MS/s with 500-mW power consumption and with 5-V single supply.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Takahiro MIKI, Hiroyuki KOUNO, Toshio KUMAMOTO, Yasushi KINOSHITA, Takayuki IGARASHI, Keisuke OKADA, "A 10-b 50 MS/s 500-mW A/D Converter Using a Differential-Voltage Subconverter" in IEICE TRANSACTIONS on Electronics,
vol. E77-C, no. 5, pp. 846-852, May 1994, doi: .
Abstract: A BiCMOS A/D converter using a "differential voltage subconverter," which directly converts a voltage difference of complementary analog inputs to a digital code, is described. Fully differential architecture has advantages in immunity of common-mode error and in reduction of supply voltage. This differential-voltage subconverter realizes the fully differential A/D conversion without using interpolation technique. This subconverter is free from CR delay caused in the ladder resistors. Circuit techniques for high-accuracy conversion with single 5-V power supply, such as compensation technique for VBE modulation in emitter degeneration amplifier, are also described. A 10-b A/D converter is fabricated in a 0.8-µm BiCMOS process with fT of 9 GHz. It successfully operates at 50 MS/s with 500-mW power consumption and with 5-V single supply.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e77-c_5_846/_p
Copy
@ARTICLE{e77-c_5_846,
author={Takahiro MIKI, Hiroyuki KOUNO, Toshio KUMAMOTO, Yasushi KINOSHITA, Takayuki IGARASHI, Keisuke OKADA, },
journal={IEICE TRANSACTIONS on Electronics},
title={A 10-b 50 MS/s 500-mW A/D Converter Using a Differential-Voltage Subconverter},
year={1994},
volume={E77-C},
number={5},
pages={846-852},
abstract={A BiCMOS A/D converter using a "differential voltage subconverter," which directly converts a voltage difference of complementary analog inputs to a digital code, is described. Fully differential architecture has advantages in immunity of common-mode error and in reduction of supply voltage. This differential-voltage subconverter realizes the fully differential A/D conversion without using interpolation technique. This subconverter is free from CR delay caused in the ladder resistors. Circuit techniques for high-accuracy conversion with single 5-V power supply, such as compensation technique for VBE modulation in emitter degeneration amplifier, are also described. A 10-b A/D converter is fabricated in a 0.8-µm BiCMOS process with fT of 9 GHz. It successfully operates at 50 MS/s with 500-mW power consumption and with 5-V single supply.},
keywords={},
doi={},
ISSN={},
month={May},}
Copy
TY - JOUR
TI - A 10-b 50 MS/s 500-mW A/D Converter Using a Differential-Voltage Subconverter
T2 - IEICE TRANSACTIONS on Electronics
SP - 846
EP - 852
AU - Takahiro MIKI
AU - Hiroyuki KOUNO
AU - Toshio KUMAMOTO
AU - Yasushi KINOSHITA
AU - Takayuki IGARASHI
AU - Keisuke OKADA
PY - 1994
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E77-C
IS - 5
JA - IEICE TRANSACTIONS on Electronics
Y1 - May 1994
AB - A BiCMOS A/D converter using a "differential voltage subconverter," which directly converts a voltage difference of complementary analog inputs to a digital code, is described. Fully differential architecture has advantages in immunity of common-mode error and in reduction of supply voltage. This differential-voltage subconverter realizes the fully differential A/D conversion without using interpolation technique. This subconverter is free from CR delay caused in the ladder resistors. Circuit techniques for high-accuracy conversion with single 5-V power supply, such as compensation technique for VBE modulation in emitter degeneration amplifier, are also described. A 10-b A/D converter is fabricated in a 0.8-µm BiCMOS process with fT of 9 GHz. It successfully operates at 50 MS/s with 500-mW power consumption and with 5-V single supply.
ER -