C-V and I-V characteristics of an n-MOSFET with Si-implanted gate-SiO2 of 50 nm are analyzed by using a test device with large equal channel width and length of 100 µm, and discussed for realizing a large hysteresis window of threshold voltage. Interface trap densities change logarithmically from
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Takashi OHZONE, Takashi HORI, "C-V and I-V Characteristics of a MOSFET with Si-Implanted Gate-SiO2" in IEICE TRANSACTIONS on Electronics,
vol. E77-C, no. 6, pp. 952-959, June 1994, doi: .
Abstract: C-V and I-V characteristics of an n-MOSFET with Si-implanted gate-SiO2 of 50 nm are analyzed by using a test device with large equal channel width and length of 100 µm, and discussed for realizing a large hysteresis window of threshold voltage. Interface trap densities change logarithmically from
URL: https://global.ieice.org/en_transactions/electronics/10.1587/e77-c_6_952/_p
Copy
@ARTICLE{e77-c_6_952,
author={Takashi OHZONE, Takashi HORI, },
journal={IEICE TRANSACTIONS on Electronics},
title={C-V and I-V Characteristics of a MOSFET with Si-Implanted Gate-SiO2},
year={1994},
volume={E77-C},
number={6},
pages={952-959},
abstract={C-V and I-V characteristics of an n-MOSFET with Si-implanted gate-SiO2 of 50 nm are analyzed by using a test device with large equal channel width and length of 100 µm, and discussed for realizing a large hysteresis window of threshold voltage. Interface trap densities change logarithmically from
keywords={},
doi={},
ISSN={},
month={June},}
Copy
TY - JOUR
TI - C-V and I-V Characteristics of a MOSFET with Si-Implanted Gate-SiO2
T2 - IEICE TRANSACTIONS on Electronics
SP - 952
EP - 959
AU - Takashi OHZONE
AU - Takashi HORI
PY - 1994
DO -
JO - IEICE TRANSACTIONS on Electronics
SN -
VL - E77-C
IS - 6
JA - IEICE TRANSACTIONS on Electronics
Y1 - June 1994
AB - C-V and I-V characteristics of an n-MOSFET with Si-implanted gate-SiO2 of 50 nm are analyzed by using a test device with large equal channel width and length of 100 µm, and discussed for realizing a large hysteresis window of threshold voltage. Interface trap densities change logarithmically from
ER -