IEICE TRANSACTIONS on Electronics
Open Access
VLSI Design and Implementation of ARS for Periods Estimation
-
Full Text Views
92
- Cite this
- Free PDF (1.3MB)
Summary :
- Publication
- IEICE TRANSACTIONS on Electronics Vol.0 No.0 pp.0-0
- Publicized
- 2024/06/11
- DOI
- 10.1587/10.1587/transele.2023ECP5054
- Type of Manuscript
- PAPER
Authors
Latest Issue
Contents
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Takahiro SASAKI, Yukihiro KAMIYA, "VLSI Design and Implementation of ARS for Periods Estimation" in IEICE TRANSACTIONS on Electronics,
vol. , no. 0, pp. 0-0, January , doi: 10.1587/10.1587/transele.2023ECP5054.
Abstract:
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.2023ECP5054/_advpub_f
Copy
@ARTICLE{2023ECP5054,
author={Takahiro SASAKI, Yukihiro KAMIYA, },
journal={IEICE TRANSACTIONS on Electronics},
title={VLSI Design and Implementation of ARS for Periods Estimation},
year={},
volume={},
number={0},
pages={0-0},
abstract={},
keywords={},
doi={10.1587/10.1587/transele.2023ECP5054},
ISSN={},
month={January},}
Copy
TY - JOUR
TI - VLSI Design and Implementation of ARS for Periods Estimation
T2 - IEICE TRANSACTIONS on Electronics
SP - 0
EP - 0
AU - Takahiro SASAKI
AU - Yukihiro KAMIYA
PY -
DO - 10.1587/10.1587/transele.2023ECP5054
JO - IEICE TRANSACTIONS on Electronics
SN -
VL -
IS - 0
JA - IEICE TRANSACTIONS on Electronics
Y1 - January
AB -
ER -
English
