IEICE TRANSACTIONS on Electronics
A Duobinary Signaling for Asymmetric Multi-Chip Communication
Summary :
Duobinary signaling has been introduced into asymmetric multi-chip communications such as DRAM or display interfaces, which allows a controlled amount of ISI to reduce signaling bandwidth by 2/3. A × 2 oversampled equalization has been developed to realize Duobinary signaling. Symbol-rate clock recovery form Duobinary signal has been developed to reduce power consumption for receivers. A Duobinary transmitter test chip was fabricated with 90-nm CMOS process. A 3.5 dB increase in eye height and a 1.5 times increase in eye width was observed.
- Publication
- IEICE TRANSACTIONS on Electronics Vol.E94-C No.4 pp.619-626
- Publication Date
- 2011/04/01
- Publicized
- Online ISSN
- 1745-1353
- DOI
- 10.1587/transele.E94.C.619
- Type of Manuscript
- Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration)
- Category
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Koichi YAMAGUCHI, Masayuki MIZUNO, "A Duobinary Signaling for Asymmetric Multi-Chip Communication" in IEICE TRANSACTIONS on Electronics,
vol. E94-C, no. 4, pp. 619-626, April 2011, doi: 10.1587/transele.E94.C.619.
Abstract: Duobinary signaling has been introduced into asymmetric multi-chip communications such as DRAM or display interfaces, which allows a controlled amount of ISI to reduce signaling bandwidth by 2/3. A × 2 oversampled equalization has been developed to realize Duobinary signaling. Symbol-rate clock recovery form Duobinary signal has been developed to reduce power consumption for receivers. A Duobinary transmitter test chip was fabricated with 90-nm CMOS process. A 3.5 dB increase in eye height and a 1.5 times increase in eye width was observed.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E94.C.619/_p
Copy
@ARTICLE{e94-c_4_619,
author={Koichi YAMAGUCHI, Masayuki MIZUNO, },
journal={IEICE TRANSACTIONS on Electronics},
title={A Duobinary Signaling for Asymmetric Multi-Chip Communication},
year={2011},
volume={E94-C},
number={4},
pages={619-626},
abstract={Duobinary signaling has been introduced into asymmetric multi-chip communications such as DRAM or display interfaces, which allows a controlled amount of ISI to reduce signaling bandwidth by 2/3. A × 2 oversampled equalization has been developed to realize Duobinary signaling. Symbol-rate clock recovery form Duobinary signal has been developed to reduce power consumption for receivers. A Duobinary transmitter test chip was fabricated with 90-nm CMOS process. A 3.5 dB increase in eye height and a 1.5 times increase in eye width was observed.},
keywords={},
doi={10.1587/transele.E94.C.619},
ISSN={1745-1353},
month={April},}
Copy
TY - JOUR
TI - A Duobinary Signaling for Asymmetric Multi-Chip Communication
T2 - IEICE TRANSACTIONS on Electronics
SP - 619
EP - 626
AU - Koichi YAMAGUCHI
AU - Masayuki MIZUNO
PY - 2011
DO - 10.1587/transele.E94.C.619
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E94-C
IS - 4
JA - IEICE TRANSACTIONS on Electronics
Y1 - April 2011
AB - Duobinary signaling has been introduced into asymmetric multi-chip communications such as DRAM or display interfaces, which allows a controlled amount of ISI to reduce signaling bandwidth by 2/3. A × 2 oversampled equalization has been developed to realize Duobinary signaling. Symbol-rate clock recovery form Duobinary signal has been developed to reduce power consumption for receivers. A Duobinary transmitter test chip was fabricated with 90-nm CMOS process. A 3.5 dB increase in eye height and a 1.5 times increase in eye width was observed.
ER -
English
