New CNTFET-Based Arithmetic Cells with Weighted Inputs for High Performance Energy Efficient Applications
Summary :
This paper presents symmetric and full swing designs of multiplier and full adder cells, based on weighted inputs for nanotechnology. Carbon Nanotube Field Effect Transistors (CNTFETs) are used to implement the circuits. Proposed designs are simulated using the HSPICE simulation tool and they are compared with their counterparts in terms of delay, power consumption and power-delay product. Significant improvements have been achieved at different voltage levels and different frequencies, load capacitors and temperatures have also been tested. Finally, process variation issue has been analyzed and the results have been reported.
- Publication
- IEICE TRANSACTIONS on Electronics Vol.E96-C No.7 pp.1019-1027
- Publication Date
- 2013/07/01
- Publicized
- Online ISSN
- 1745-1353
- DOI
- 10.1587/transele.E96.C.1019
- Type of Manuscript
- PAPER
- Category
- Integrated Electronics
Authors
Mojtaba MALEKNEJAD
Science and Research Branch, IAU
Mehdi GHASEMI
Shahid Beheshti University G.C.
Keivan NAVI
Shahid Beheshti University G.C.
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Mojtaba MALEKNEJAD, Mehdi GHASEMI, Keivan NAVI, "New CNTFET-Based Arithmetic Cells with Weighted Inputs for High Performance Energy Efficient Applications" in IEICE TRANSACTIONS on Electronics,
vol. E96-C, no. 7, pp. 1019-1027, July 2013, doi: 10.1587/transele.E96.C.1019.
Abstract: This paper presents symmetric and full swing designs of multiplier and full adder cells, based on weighted inputs for nanotechnology. Carbon Nanotube Field Effect Transistors (CNTFETs) are used to implement the circuits. Proposed designs are simulated using the HSPICE simulation tool and they are compared with their counterparts in terms of delay, power consumption and power-delay product. Significant improvements have been achieved at different voltage levels and different frequencies, load capacitors and temperatures have also been tested. Finally, process variation issue has been analyzed and the results have been reported.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E96.C.1019/_p
Copy
@ARTICLE{e96-c_7_1019,
author={Mojtaba MALEKNEJAD, Mehdi GHASEMI, Keivan NAVI, },
journal={IEICE TRANSACTIONS on Electronics},
title={New CNTFET-Based Arithmetic Cells with Weighted Inputs for High Performance Energy Efficient Applications},
year={2013},
volume={E96-C},
number={7},
pages={1019-1027},
abstract={This paper presents symmetric and full swing designs of multiplier and full adder cells, based on weighted inputs for nanotechnology. Carbon Nanotube Field Effect Transistors (CNTFETs) are used to implement the circuits. Proposed designs are simulated using the HSPICE simulation tool and they are compared with their counterparts in terms of delay, power consumption and power-delay product. Significant improvements have been achieved at different voltage levels and different frequencies, load capacitors and temperatures have also been tested. Finally, process variation issue has been analyzed and the results have been reported.},
keywords={},
doi={10.1587/transele.E96.C.1019},
ISSN={1745-1353},
month={July},}
Copy
TY - JOUR
TI - New CNTFET-Based Arithmetic Cells with Weighted Inputs for High Performance Energy Efficient Applications
T2 - IEICE TRANSACTIONS on Electronics
SP - 1019
EP - 1027
AU - Mojtaba MALEKNEJAD
AU - Mehdi GHASEMI
AU - Keivan NAVI
PY - 2013
DO - 10.1587/transele.E96.C.1019
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E96-C
IS - 7
JA - IEICE TRANSACTIONS on Electronics
Y1 - July 2013
AB - This paper presents symmetric and full swing designs of multiplier and full adder cells, based on weighted inputs for nanotechnology. Carbon Nanotube Field Effect Transistors (CNTFETs) are used to implement the circuits. Proposed designs are simulated using the HSPICE simulation tool and they are compared with their counterparts in terms of delay, power consumption and power-delay product. Significant improvements have been achieved at different voltage levels and different frequencies, load capacitors and temperatures have also been tested. Finally, process variation issue has been analyzed and the results have been reported.
ER -
English
