An energy-efficient ΔΣ modulator using a novel switched-capacitor-based integrator has been investigated. The proposed dynamic integrator uses a common-source configuration, where a MOSFET turns off after the charge redistribution is completed. Thus, only the subthreshold current flows through the integrator, resulting in high energy efficiency. A constant threshold voltage works as the virtual ground in conventional opamp-based integrators. The performance has been estimated for a 2nd-order ΔΣ modulator by transistor-level circuit simulation assuming a 0.18-µm standard CMOS technology. An FOM of 29fJ/conv-step was obtained with a peak SNDR of 82.6dB for a bandwidth and a sampling frequency of 20kHz and 5MHz, respectively.
Ryo MATSUSHIBA
Sophia University
Hiroaki KOTANI
Sophia University
Takao WAHO
Sophia University
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Ryo MATSUSHIBA, Hiroaki KOTANI, Takao WAHO, "An Energy-Efficient ΔΣ Modulator Using Dynamic-Common-Source Integrators" in IEICE TRANSACTIONS on Electronics,
vol. E97-C, no. 5, pp. 438-443, May 2014, doi: 10.1587/transele.E97.C.438.
Abstract: An energy-efficient ΔΣ modulator using a novel switched-capacitor-based integrator has been investigated. The proposed dynamic integrator uses a common-source configuration, where a MOSFET turns off after the charge redistribution is completed. Thus, only the subthreshold current flows through the integrator, resulting in high energy efficiency. A constant threshold voltage works as the virtual ground in conventional opamp-based integrators. The performance has been estimated for a 2nd-order ΔΣ modulator by transistor-level circuit simulation assuming a 0.18-µm standard CMOS technology. An FOM of 29fJ/conv-step was obtained with a peak SNDR of 82.6dB for a bandwidth and a sampling frequency of 20kHz and 5MHz, respectively.
URL: https://global.ieice.org/en_transactions/electronics/10.1587/transele.E97.C.438/_p
Copy
@ARTICLE{e97-c_5_438,
author={Ryo MATSUSHIBA, Hiroaki KOTANI, Takao WAHO, },
journal={IEICE TRANSACTIONS on Electronics},
title={An Energy-Efficient ΔΣ Modulator Using Dynamic-Common-Source Integrators},
year={2014},
volume={E97-C},
number={5},
pages={438-443},
abstract={An energy-efficient ΔΣ modulator using a novel switched-capacitor-based integrator has been investigated. The proposed dynamic integrator uses a common-source configuration, where a MOSFET turns off after the charge redistribution is completed. Thus, only the subthreshold current flows through the integrator, resulting in high energy efficiency. A constant threshold voltage works as the virtual ground in conventional opamp-based integrators. The performance has been estimated for a 2nd-order ΔΣ modulator by transistor-level circuit simulation assuming a 0.18-µm standard CMOS technology. An FOM of 29fJ/conv-step was obtained with a peak SNDR of 82.6dB for a bandwidth and a sampling frequency of 20kHz and 5MHz, respectively.},
keywords={},
doi={10.1587/transele.E97.C.438},
ISSN={1745-1353},
month={May},}
Copy
TY - JOUR
TI - An Energy-Efficient ΔΣ Modulator Using Dynamic-Common-Source Integrators
T2 - IEICE TRANSACTIONS on Electronics
SP - 438
EP - 443
AU - Ryo MATSUSHIBA
AU - Hiroaki KOTANI
AU - Takao WAHO
PY - 2014
DO - 10.1587/transele.E97.C.438
JO - IEICE TRANSACTIONS on Electronics
SN - 1745-1353
VL - E97-C
IS - 5
JA - IEICE TRANSACTIONS on Electronics
Y1 - May 2014
AB - An energy-efficient ΔΣ modulator using a novel switched-capacitor-based integrator has been investigated. The proposed dynamic integrator uses a common-source configuration, where a MOSFET turns off after the charge redistribution is completed. Thus, only the subthreshold current flows through the integrator, resulting in high energy efficiency. A constant threshold voltage works as the virtual ground in conventional opamp-based integrators. The performance has been estimated for a 2nd-order ΔΣ modulator by transistor-level circuit simulation assuming a 0.18-µm standard CMOS technology. An FOM of 29fJ/conv-step was obtained with a peak SNDR of 82.6dB for a bandwidth and a sampling frequency of 20kHz and 5MHz, respectively.
ER -