FPGA Implementation of a Stereo Matching Processor Based on Window-Parallel-and-Pixel-Parallel Architecture

Masanori HARIYAMA; Yasuhiro KOBAYASHI; Haruka SASAKI; Michitaka KAMEYAMA

doi:10.1093/ietfec/e88-a.12.3516

FPGA Implementation of a Stereo Matching Processor Based on Window-Parallel-and-Pixel-Parallel Architecture

Masanori HARIYAMA, Yasuhiro KOBAYASHI, Haruka SASAKI, Michitaka KAMEYAMA

Full Text Views

0

Cite this

Summary :

This paper presents a processor architecture for high-speed and reliable stereo matching based on adaptive window-size control of SAD (Sum of Absolute Differences) computation. To reduce its computational complexity, SADs are computed using images divided into non-overlapping regions, and the matching result is iteratively refined by reducing a window size. Window-parallel-and-pixel-parallel architecture is also proposed to achieve to fully exploit the potential parallelism of the algorithm. The architecture also reduces the complexity of an interconnection network between memory and functional units based on the regularity of reference pixels. The stereo matching processor is implemented on an FPGA. Its performance is 80 times higher than that of a microprocessor (Pentium4@2 GHz), and is enough to generate a 3-D depth image at the video rate of 33 MHz.

Publication: IEICE TRANSACTIONS on Fundamentals Vol.E88-A No.12 pp.3516-3522

Publication Date: 2005/12/01

Publicized

Online ISSN

DOI: 10.1093/ietfec/e88-a.12.3516

Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)

Category: VLSI Architecture

Cite this

Copy

Masanori HARIYAMA, Yasuhiro KOBAYASHI, Haruka SASAKI, Michitaka KAMEYAMA, "FPGA Implementation of a Stereo Matching Processor Based on Window-Parallel-and-Pixel-Parallel Architecture" in IEICE TRANSACTIONS on Fundamentals, vol. E88-A, no. 12, pp. 3516-3522, December 2005, doi: 10.1093/ietfec/e88-a.12.3516.
Abstract: This paper presents a processor architecture for high-speed and reliable stereo matching based on adaptive window-size control of SAD (Sum of Absolute Differences) computation. To reduce its computational complexity, SADs are computed using images divided into non-overlapping regions, and the matching result is iteratively refined by reducing a window size. Window-parallel-and-pixel-parallel architecture is also proposed to achieve to fully exploit the potential parallelism of the algorithm. The architecture also reduces the complexity of an interconnection network between memory and functional units based on the regularity of reference pixels. The stereo matching processor is implemented on an FPGA. Its performance is 80 times higher than that of a microprocessor (Pentium4@2 GHz), and is enough to generate a 3-D depth image at the video rate of 33 MHz.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e88-a.12.3516/_p

Copy

@ARTICLE{e88-a_12_3516,
author={Masanori HARIYAMA, Yasuhiro KOBAYASHI, Haruka SASAKI, Michitaka KAMEYAMA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={FPGA Implementation of a Stereo Matching Processor Based on Window-Parallel-and-Pixel-Parallel Architecture},
year={2005},
volume={E88-A},
number={12},
pages={3516-3522},
abstract={This paper presents a processor architecture for high-speed and reliable stereo matching based on adaptive window-size control of SAD (Sum of Absolute Differences) computation. To reduce its computational complexity, SADs are computed using images divided into non-overlapping regions, and the matching result is iteratively refined by reducing a window size. Window-parallel-and-pixel-parallel architecture is also proposed to achieve to fully exploit the potential parallelism of the algorithm. The architecture also reduces the complexity of an interconnection network between memory and functional units based on the regularity of reference pixels. The stereo matching processor is implemented on an FPGA. Its performance is 80 times higher than that of a microprocessor (Pentium4@2 GHz), and is enough to generate a 3-D depth image at the video rate of 33 MHz.},
keywords={},
doi={10.1093/ietfec/e88-a.12.3516},
ISSN={},
month={December},}

Copy

TY - JOUR
TI - FPGA Implementation of a Stereo Matching Processor Based on Window-Parallel-and-Pixel-Parallel Architecture
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 3516
EP - 3522
AU - Masanori HARIYAMA
AU - Yasuhiro KOBAYASHI
AU - Haruka SASAKI
AU - Michitaka KAMEYAMA
PY - 2005
DO - 10.1093/ietfec/e88-a.12.3516
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E88-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2005
AB - This paper presents a processor architecture for high-speed and reliable stereo matching based on adaptive window-size control of SAD (Sum of Absolute Differences) computation. To reduce its computational complexity, SADs are computed using images divided into non-overlapping regions, and the matching result is iteratively refined by reducing a window size. Window-parallel-and-pixel-parallel architecture is also proposed to achieve to fully exploit the potential parallelism of the algorithm. The architecture also reduces the complexity of an interconnection network between memory and functional units based on the regularity of reference pixels. The stereo matching processor is implemented on an FPGA. Its performance is 80 times higher than that of a microprocessor (Pentium4@2 GHz), and is enough to generate a 3-D depth image at the video rate of 33 MHz.
ER -