IEICE TRANSACTIONS on Fundamentals
Clock Period Minimization Method of Semi-Synchronous Circuits by Delay Insertion
Summary :
Under the assumption that clock can be inputted to each register at an arbitrary timing, the minimum feasible clock period can be determined if delays between registers are given. This minimum feasible clock period might be reduced if delays between some registers are increased by delay insertion. In this paper, we propose a delay insertion algorithm to reduce the minimum clock period. First, the proposed algorithm determines a clock schedule ignoring some constraints. Second, the algorithm inserts delays to recover ignored constraints according to the delay-slack and delay-demand of the obtained clock schedule. We show that the proposed algorithm achieves the minimum clock period by delay insertion if the delay of each element in the circuit is unique. Experiments show that the amount of inserting delay and computational time are smaller than the conventional algorithm.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E88-A No.4 pp.892-898
- Publication Date
- 2005/04/01
- Publicized
- Online ISSN
- DOI
- 10.1093/ietfec/e88-a.4.892
- Type of Manuscript
- Special Section PAPER (Special Section on Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa)
- Category
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Yukihide KOHIRA, Atsushi TAKAHASHI, "Clock Period Minimization Method of Semi-Synchronous Circuits by Delay Insertion" in IEICE TRANSACTIONS on Fundamentals,
vol. E88-A, no. 4, pp. 892-898, April 2005, doi: 10.1093/ietfec/e88-a.4.892.
Abstract: Under the assumption that clock can be inputted to each register at an arbitrary timing, the minimum feasible clock period can be determined if delays between registers are given. This minimum feasible clock period might be reduced if delays between some registers are increased by delay insertion. In this paper, we propose a delay insertion algorithm to reduce the minimum clock period. First, the proposed algorithm determines a clock schedule ignoring some constraints. Second, the algorithm inserts delays to recover ignored constraints according to the delay-slack and delay-demand of the obtained clock schedule. We show that the proposed algorithm achieves the minimum clock period by delay insertion if the delay of each element in the circuit is unique. Experiments show that the amount of inserting delay and computational time are smaller than the conventional algorithm.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e88-a.4.892/_p
Copy
@ARTICLE{e88-a_4_892,
author={Yukihide KOHIRA, Atsushi TAKAHASHI, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Clock Period Minimization Method of Semi-Synchronous Circuits by Delay Insertion},
year={2005},
volume={E88-A},
number={4},
pages={892-898},
abstract={Under the assumption that clock can be inputted to each register at an arbitrary timing, the minimum feasible clock period can be determined if delays between registers are given. This minimum feasible clock period might be reduced if delays between some registers are increased by delay insertion. In this paper, we propose a delay insertion algorithm to reduce the minimum clock period. First, the proposed algorithm determines a clock schedule ignoring some constraints. Second, the algorithm inserts delays to recover ignored constraints according to the delay-slack and delay-demand of the obtained clock schedule. We show that the proposed algorithm achieves the minimum clock period by delay insertion if the delay of each element in the circuit is unique. Experiments show that the amount of inserting delay and computational time are smaller than the conventional algorithm.},
keywords={},
doi={10.1093/ietfec/e88-a.4.892},
ISSN={},
month={April},}
Copy
TY - JOUR
TI - Clock Period Minimization Method of Semi-Synchronous Circuits by Delay Insertion
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 892
EP - 898
AU - Yukihide KOHIRA
AU - Atsushi TAKAHASHI
PY - 2005
DO - 10.1093/ietfec/e88-a.4.892
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E88-A
IS - 4
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - April 2005
AB - Under the assumption that clock can be inputted to each register at an arbitrary timing, the minimum feasible clock period can be determined if delays between registers are given. This minimum feasible clock period might be reduced if delays between some registers are increased by delay insertion. In this paper, we propose a delay insertion algorithm to reduce the minimum clock period. First, the proposed algorithm determines a clock schedule ignoring some constraints. Second, the algorithm inserts delays to recover ignored constraints according to the delay-slack and delay-demand of the obtained clock schedule. We show that the proposed algorithm achieves the minimum clock period by delay insertion if the delay of each element in the circuit is unique. Experiments show that the amount of inserting delay and computational time are smaller than the conventional algorithm.
ER -
English
