A Timing Synchronization Method with Low-Volume DSP for OFDM Packet Transmission Systems
Summary :
This paper proposes a simple timing synchronization method in order to design a timing synchronization circuit with low-complex and low-volume digital signal processing (DSP) for orthogonal frequency division multiplexing (OFDM) packet transmission systems. The proposed method utilizes the subtraction process for acquirement of a timing metric of fast Fourier transform (FFT) window, whereas the conventional methods utilize the multiplication process. This paper adopts the proposed method to a standardized OFDM format, IEEE 802.11a, and elucidates that the proposed one shows good transmission performance as well as the conventional one in fast time-variant multi-path Rayleigh fading channels by computer simulation.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E88-A No.7 pp.1912-1920
- Publication Date
- 2005/07/01
- Publicized
- Online ISSN
- DOI
- 10.1093/ietfec/e88-a.7.1912
- Type of Manuscript
- Special Section PAPER (Special Section on Multi-dimensional Mobile Information Networks)
- Category
- Wireless Communication Technology
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Ryota KIMURA, Ryuhei FUNADA, Hiroshi HARADA, Manabu SAWADA, Shoji SHINODA, "A Timing Synchronization Method with Low-Volume DSP for OFDM Packet Transmission Systems" in IEICE TRANSACTIONS on Fundamentals,
vol. E88-A, no. 7, pp. 1912-1920, July 2005, doi: 10.1093/ietfec/e88-a.7.1912.
Abstract: This paper proposes a simple timing synchronization method in order to design a timing synchronization circuit with low-complex and low-volume digital signal processing (DSP) for orthogonal frequency division multiplexing (OFDM) packet transmission systems. The proposed method utilizes the subtraction process for acquirement of a timing metric of fast Fourier transform (FFT) window, whereas the conventional methods utilize the multiplication process. This paper adopts the proposed method to a standardized OFDM format, IEEE 802.11a, and elucidates that the proposed one shows good transmission performance as well as the conventional one in fast time-variant multi-path Rayleigh fading channels by computer simulation.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e88-a.7.1912/_p
Copy
@ARTICLE{e88-a_7_1912,
author={Ryota KIMURA, Ryuhei FUNADA, Hiroshi HARADA, Manabu SAWADA, Shoji SHINODA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={A Timing Synchronization Method with Low-Volume DSP for OFDM Packet Transmission Systems},
year={2005},
volume={E88-A},
number={7},
pages={1912-1920},
abstract={This paper proposes a simple timing synchronization method in order to design a timing synchronization circuit with low-complex and low-volume digital signal processing (DSP) for orthogonal frequency division multiplexing (OFDM) packet transmission systems. The proposed method utilizes the subtraction process for acquirement of a timing metric of fast Fourier transform (FFT) window, whereas the conventional methods utilize the multiplication process. This paper adopts the proposed method to a standardized OFDM format, IEEE 802.11a, and elucidates that the proposed one shows good transmission performance as well as the conventional one in fast time-variant multi-path Rayleigh fading channels by computer simulation.},
keywords={},
doi={10.1093/ietfec/e88-a.7.1912},
ISSN={},
month={July},}
Copy
TY - JOUR
TI - A Timing Synchronization Method with Low-Volume DSP for OFDM Packet Transmission Systems
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1912
EP - 1920
AU - Ryota KIMURA
AU - Ryuhei FUNADA
AU - Hiroshi HARADA
AU - Manabu SAWADA
AU - Shoji SHINODA
PY - 2005
DO - 10.1093/ietfec/e88-a.7.1912
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E88-A
IS - 7
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - July 2005
AB - This paper proposes a simple timing synchronization method in order to design a timing synchronization circuit with low-complex and low-volume digital signal processing (DSP) for orthogonal frequency division multiplexing (OFDM) packet transmission systems. The proposed method utilizes the subtraction process for acquirement of a timing metric of fast Fourier transform (FFT) window, whereas the conventional methods utilize the multiplication process. This paper adopts the proposed method to a standardized OFDM format, IEEE 802.11a, and elucidates that the proposed one shows good transmission performance as well as the conventional one in fast time-variant multi-path Rayleigh fading channels by computer simulation.
ER -
English
