The optical ZCZ code is a set of pairs of binary and bi-phase sequences with zero correlation zone. An optical M-ary direct sequence spread spectrum (M-ary/DS-SS) system using this code can detect a desired sequence without interference of undesired sequences. However, the bank of matched filters in a receiver circuit may fall into large scale. In this paper, we propose the compact construction of a bank of matched filters for an M-ary/DS-SS system using an optical ZCZ code. This filter bank can decrease the number of 2-input adders from O(N2) to O(N) and delay circuits from O(N2) to O(Nlog 2 N), respectively, and is implemented on a field programmable gate array (FPGA) corresponding to 400,000 logic gates.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Takahiro MATSUMOTO, Shigeo TSUKIASHI, Shinya MATSUFUJI, Yoshihiro TANADA, "The Bank of Matched Filters for an Optical ZCZ Code Using a Sylvester Type Hadamard Matrix" in IEICE TRANSACTIONS on Fundamentals,
vol. E89-A, no. 9, pp. 2292-2298, September 2006, doi: 10.1093/ietfec/e89-a.9.2292.
Abstract: The optical ZCZ code is a set of pairs of binary and bi-phase sequences with zero correlation zone. An optical M-ary direct sequence spread spectrum (M-ary/DS-SS) system using this code can detect a desired sequence without interference of undesired sequences. However, the bank of matched filters in a receiver circuit may fall into large scale. In this paper, we propose the compact construction of a bank of matched filters for an M-ary/DS-SS system using an optical ZCZ code. This filter bank can decrease the number of 2-input adders from O(N2) to O(N) and delay circuits from O(N2) to O(Nlog 2 N), respectively, and is implemented on a field programmable gate array (FPGA) corresponding to 400,000 logic gates.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1093/ietfec/e89-a.9.2292/_p
Copy
@ARTICLE{e89-a_9_2292,
author={Takahiro MATSUMOTO, Shigeo TSUKIASHI, Shinya MATSUFUJI, Yoshihiro TANADA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={The Bank of Matched Filters for an Optical ZCZ Code Using a Sylvester Type Hadamard Matrix},
year={2006},
volume={E89-A},
number={9},
pages={2292-2298},
abstract={The optical ZCZ code is a set of pairs of binary and bi-phase sequences with zero correlation zone. An optical M-ary direct sequence spread spectrum (M-ary/DS-SS) system using this code can detect a desired sequence without interference of undesired sequences. However, the bank of matched filters in a receiver circuit may fall into large scale. In this paper, we propose the compact construction of a bank of matched filters for an M-ary/DS-SS system using an optical ZCZ code. This filter bank can decrease the number of 2-input adders from O(N2) to O(N) and delay circuits from O(N2) to O(Nlog 2 N), respectively, and is implemented on a field programmable gate array (FPGA) corresponding to 400,000 logic gates.},
keywords={},
doi={10.1093/ietfec/e89-a.9.2292},
ISSN={1745-1337},
month={September},}
Copy
TY - JOUR
TI - The Bank of Matched Filters for an Optical ZCZ Code Using a Sylvester Type Hadamard Matrix
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 2292
EP - 2298
AU - Takahiro MATSUMOTO
AU - Shigeo TSUKIASHI
AU - Shinya MATSUFUJI
AU - Yoshihiro TANADA
PY - 2006
DO - 10.1093/ietfec/e89-a.9.2292
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E89-A
IS - 9
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - September 2006
AB - The optical ZCZ code is a set of pairs of binary and bi-phase sequences with zero correlation zone. An optical M-ary direct sequence spread spectrum (M-ary/DS-SS) system using this code can detect a desired sequence without interference of undesired sequences. However, the bank of matched filters in a receiver circuit may fall into large scale. In this paper, we propose the compact construction of a bank of matched filters for an M-ary/DS-SS system using an optical ZCZ code. This filter bank can decrease the number of 2-input adders from O(N2) to O(N) and delay circuits from O(N2) to O(Nlog 2 N), respectively, and is implemented on a field programmable gate array (FPGA) corresponding to 400,000 logic gates.
ER -