IEICE TRANSACTIONS on Fundamentals
Relaxation-Based Algorithms for Bipolar Circuit Analysis
Summary :
This paper describes the relaxation-based algorithms with the dynamic partitioning technique for bipolar circuit analysis. In this technique, a circuit is partitioned dynamically based on the consideration of the operating region of specified bipolar devices. This technique has been used already in the waveform relaxation method. In this paper, the dynamic circuit partitioning technique is implemented in the Iterated Timing Analysis (ITA). First, the dynamic partitioning method and its validity are described. Next, the present ITA is applied to the transient simulation of several digital bipolar circuits and compared with the waveform relaxation method.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E77-A No.6 pp.1023-1027
- Publication Date
- 1994/06/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section PAPER (Special Section of Papers Selected from 1993 Joint Technical Conference on Circuits/Systems, Computers and Communications (JTC-CSCC'93))
- Category
- Modeling and Simulation
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Masaki ISHIDA, Koichi HAYASHI, Masakatsu NISHIGAKI, Hideki ASAI, "Relaxation-Based Algorithms for Bipolar Circuit Analysis" in IEICE TRANSACTIONS on Fundamentals,
vol. E77-A, no. 6, pp. 1023-1027, June 1994, doi: .
Abstract: This paper describes the relaxation-based algorithms with the dynamic partitioning technique for bipolar circuit analysis. In this technique, a circuit is partitioned dynamically based on the consideration of the operating region of specified bipolar devices. This technique has been used already in the waveform relaxation method. In this paper, the dynamic circuit partitioning technique is implemented in the Iterated Timing Analysis (ITA). First, the dynamic partitioning method and its validity are described. Next, the present ITA is applied to the transient simulation of several digital bipolar circuits and compared with the waveform relaxation method.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e77-a_6_1023/_p
Copy
@ARTICLE{e77-a_6_1023,
author={Masaki ISHIDA, Koichi HAYASHI, Masakatsu NISHIGAKI, Hideki ASAI, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Relaxation-Based Algorithms for Bipolar Circuit Analysis},
year={1994},
volume={E77-A},
number={6},
pages={1023-1027},
abstract={This paper describes the relaxation-based algorithms with the dynamic partitioning technique for bipolar circuit analysis. In this technique, a circuit is partitioned dynamically based on the consideration of the operating region of specified bipolar devices. This technique has been used already in the waveform relaxation method. In this paper, the dynamic circuit partitioning technique is implemented in the Iterated Timing Analysis (ITA). First, the dynamic partitioning method and its validity are described. Next, the present ITA is applied to the transient simulation of several digital bipolar circuits and compared with the waveform relaxation method.},
keywords={},
doi={},
ISSN={},
month={June},}
Copy
TY - JOUR
TI - Relaxation-Based Algorithms for Bipolar Circuit Analysis
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1023
EP - 1027
AU - Masaki ISHIDA
AU - Koichi HAYASHI
AU - Masakatsu NISHIGAKI
AU - Hideki ASAI
PY - 1994
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E77-A
IS - 6
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - June 1994
AB - This paper describes the relaxation-based algorithms with the dynamic partitioning technique for bipolar circuit analysis. In this technique, a circuit is partitioned dynamically based on the consideration of the operating region of specified bipolar devices. This technique has been used already in the waveform relaxation method. In this paper, the dynamic circuit partitioning technique is implemented in the Iterated Timing Analysis (ITA). First, the dynamic partitioning method and its validity are described. Next, the present ITA is applied to the transient simulation of several digital bipolar circuits and compared with the waveform relaxation method.
ER -
English
