An Effect on Chip Interleaving and Hard Limiter against Burst Noise in Direct Sequence Spread Spectrum Communication Systems
Summary :
This paper presents improvement of data error rate against burst noise by using both chip interleaving and hard limiter in direct sequence spread spectrum (DS/SS) communication systems. Chip interleaving, which is a unique method of DS/SS systems, is effective when burst noise power is small. However, when the burst noise power is large, date error rate is degraded. While, though hard limiter suppresses burst noise power, it gives little effectiveness when the burst noise length is long. Using chip interleaving and hard limiter together, as they work complementary, stable and considerable improvement of data error rate is achieved.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E78-A No.2 pp.272-276
- Publication Date
- 1995/02/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- LETTER
- Category
- Spread Spectrum Technology
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Shin'ichi TACHIKAWA, "An Effect on Chip Interleaving and Hard Limiter against Burst Noise in Direct Sequence Spread Spectrum Communication Systems" in IEICE TRANSACTIONS on Fundamentals,
vol. E78-A, no. 2, pp. 272-276, February 1995, doi: .
Abstract: This paper presents improvement of data error rate against burst noise by using both chip interleaving and hard limiter in direct sequence spread spectrum (DS/SS) communication systems. Chip interleaving, which is a unique method of DS/SS systems, is effective when burst noise power is small. However, when the burst noise power is large, date error rate is degraded. While, though hard limiter suppresses burst noise power, it gives little effectiveness when the burst noise length is long. Using chip interleaving and hard limiter together, as they work complementary, stable and considerable improvement of data error rate is achieved.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e78-a_2_272/_p
Copy
@ARTICLE{e78-a_2_272,
author={Shin'ichi TACHIKAWA, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={An Effect on Chip Interleaving and Hard Limiter against Burst Noise in Direct Sequence Spread Spectrum Communication Systems},
year={1995},
volume={E78-A},
number={2},
pages={272-276},
abstract={This paper presents improvement of data error rate against burst noise by using both chip interleaving and hard limiter in direct sequence spread spectrum (DS/SS) communication systems. Chip interleaving, which is a unique method of DS/SS systems, is effective when burst noise power is small. However, when the burst noise power is large, date error rate is degraded. While, though hard limiter suppresses burst noise power, it gives little effectiveness when the burst noise length is long. Using chip interleaving and hard limiter together, as they work complementary, stable and considerable improvement of data error rate is achieved.},
keywords={},
doi={},
ISSN={},
month={February},}
Copy
TY - JOUR
TI - An Effect on Chip Interleaving and Hard Limiter against Burst Noise in Direct Sequence Spread Spectrum Communication Systems
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 272
EP - 276
AU - Shin'ichi TACHIKAWA
PY - 1995
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E78-A
IS - 2
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - February 1995
AB - This paper presents improvement of data error rate against burst noise by using both chip interleaving and hard limiter in direct sequence spread spectrum (DS/SS) communication systems. Chip interleaving, which is a unique method of DS/SS systems, is effective when burst noise power is small. However, when the burst noise power is large, date error rate is degraded. While, though hard limiter suppresses burst noise power, it gives little effectiveness when the burst noise length is long. Using chip interleaving and hard limiter together, as they work complementary, stable and considerable improvement of data error rate is achieved.
ER -
English
