CORDIC-Based Direct Digital Frequency Synthesizer: Comparison with a ROM-Based Architecture in FPGA Implementation
Summary :
This paper describes a CORDIC-based direct digital frequency synthesizer in comparison with a ROM-based architecture. To optimize the hardware design parameters, we perform numerical analysis of the quantization effects for ROM and CORDIC-based architectures. The hardware costs of them are estimated in FPGA, which shows that the CORDIC-based architecture becomes better than the ROM-based when the required accuracy is 9 bits or more.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E83-A No.6 pp.1282-1285
- Publication Date
- 2000/06/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- LETTER
- Category
- Digital Signal Processing
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Minkyoung PARK, Kiseon KIM, Jeong-A LEE, "CORDIC-Based Direct Digital Frequency Synthesizer: Comparison with a ROM-Based Architecture in FPGA Implementation" in IEICE TRANSACTIONS on Fundamentals,
vol. E83-A, no. 6, pp. 1282-1285, June 2000, doi: .
Abstract: This paper describes a CORDIC-based direct digital frequency synthesizer in comparison with a ROM-based architecture. To optimize the hardware design parameters, we perform numerical analysis of the quantization effects for ROM and CORDIC-based architectures. The hardware costs of them are estimated in FPGA, which shows that the CORDIC-based architecture becomes better than the ROM-based when the required accuracy is 9 bits or more.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e83-a_6_1282/_p
Copy
@ARTICLE{e83-a_6_1282,
author={Minkyoung PARK, Kiseon KIM, Jeong-A LEE, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={CORDIC-Based Direct Digital Frequency Synthesizer: Comparison with a ROM-Based Architecture in FPGA Implementation},
year={2000},
volume={E83-A},
number={6},
pages={1282-1285},
abstract={This paper describes a CORDIC-based direct digital frequency synthesizer in comparison with a ROM-based architecture. To optimize the hardware design parameters, we perform numerical analysis of the quantization effects for ROM and CORDIC-based architectures. The hardware costs of them are estimated in FPGA, which shows that the CORDIC-based architecture becomes better than the ROM-based when the required accuracy is 9 bits or more.},
keywords={},
doi={},
ISSN={},
month={June},}
Copy
TY - JOUR
TI - CORDIC-Based Direct Digital Frequency Synthesizer: Comparison with a ROM-Based Architecture in FPGA Implementation
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1282
EP - 1285
AU - Minkyoung PARK
AU - Kiseon KIM
AU - Jeong-A LEE
PY - 2000
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E83-A
IS - 6
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - June 2000
AB - This paper describes a CORDIC-based direct digital frequency synthesizer in comparison with a ROM-based architecture. To optimize the hardware design parameters, we perform numerical analysis of the quantization effects for ROM and CORDIC-based architectures. The hardware costs of them are estimated in FPGA, which shows that the CORDIC-based architecture becomes better than the ROM-based when the required accuracy is 9 bits or more.
ER -
English
