In an LSI design process, Engineering Change Orders (ECO's) are often given even after the layout process. This letter presents an approach to change the design to satisfy the new specification with ECO's by employing an error diagnosis technique. Our approach performs incremental synthesis using spare cells embedded on the original layout. Experimental results show that applying the error diagnosis technique to incremental synthesis is effective to suppress increase in delay time caused by ECO's.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Hiroshi INOUE, Takahiro IWASAKI, Toshifumi SUGANE, Masahiro NUMA, Keisuke YAMAMOTO, "Application of Error Diagnosis Technique to Incremental Synthesis" in IEICE TRANSACTIONS on Fundamentals,
vol. E86-A, no. 12, pp. 3214-3217, December 2003, doi: .
Abstract: In an LSI design process, Engineering Change Orders (ECO's) are often given even after the layout process. This letter presents an approach to change the design to satisfy the new specification with ECO's by employing an error diagnosis technique. Our approach performs incremental synthesis using spare cells embedded on the original layout. Experimental results show that applying the error diagnosis technique to incremental synthesis is effective to suppress increase in delay time caused by ECO's.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e86-a_12_3214/_p
Copy
@ARTICLE{e86-a_12_3214,
author={Hiroshi INOUE, Takahiro IWASAKI, Toshifumi SUGANE, Masahiro NUMA, Keisuke YAMAMOTO, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Application of Error Diagnosis Technique to Incremental Synthesis},
year={2003},
volume={E86-A},
number={12},
pages={3214-3217},
abstract={In an LSI design process, Engineering Change Orders (ECO's) are often given even after the layout process. This letter presents an approach to change the design to satisfy the new specification with ECO's by employing an error diagnosis technique. Our approach performs incremental synthesis using spare cells embedded on the original layout. Experimental results show that applying the error diagnosis technique to incremental synthesis is effective to suppress increase in delay time caused by ECO's.},
keywords={},
doi={},
ISSN={},
month={December},}
Copy
TY - JOUR
TI - Application of Error Diagnosis Technique to Incremental Synthesis
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 3214
EP - 3217
AU - Hiroshi INOUE
AU - Takahiro IWASAKI
AU - Toshifumi SUGANE
AU - Masahiro NUMA
AU - Keisuke YAMAMOTO
PY - 2003
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E86-A
IS - 12
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - December 2003
AB - In an LSI design process, Engineering Change Orders (ECO's) are often given even after the layout process. This letter presents an approach to change the design to satisfy the new specification with ECO's by employing an error diagnosis technique. Our approach performs incremental synthesis using spare cells embedded on the original layout. Experimental results show that applying the error diagnosis technique to incremental synthesis is effective to suppress increase in delay time caused by ECO's.
ER -