Efficient Routing of Board-Level Optical Clocks for Ultra High-Speed Systems
Summary :
A new approach to optical clock distribution utilizing optical waveguide interconnect technology is introduced. In this paper, we develop a new algorithm for design and optimization of embedded optical clock distribution networks for printed wiring boards. The optimization approach takes into account bending and propagation losses of optical waveguides. Less than 26.1 psec in signal timing skew is obtained for a signal flight time of 614.38 psec. About 15% reduction in optical power consumption is also obtained over clock nets routed with existing (optical) methods.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E87-A No.6 pp.1310-1317
- Publication Date
- 2004/06/01
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section PAPER (Special Section on Papers Selected from 2003 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2003))
- Category
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Chung-Seok (Andy) SEO, Abhijit CHATTERJEE, "Efficient Routing of Board-Level Optical Clocks for Ultra High-Speed Systems" in IEICE TRANSACTIONS on Fundamentals,
vol. E87-A, no. 6, pp. 1310-1317, June 2004, doi: .
Abstract: A new approach to optical clock distribution utilizing optical waveguide interconnect technology is introduced. In this paper, we develop a new algorithm for design and optimization of embedded optical clock distribution networks for printed wiring boards. The optimization approach takes into account bending and propagation losses of optical waveguides. Less than 26.1 psec in signal timing skew is obtained for a signal flight time of 614.38 psec. About 15% reduction in optical power consumption is also obtained over clock nets routed with existing (optical) methods.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/e87-a_6_1310/_p
Copy
@ARTICLE{e87-a_6_1310,
author={Chung-Seok (Andy) SEO, Abhijit CHATTERJEE, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Efficient Routing of Board-Level Optical Clocks for Ultra High-Speed Systems},
year={2004},
volume={E87-A},
number={6},
pages={1310-1317},
abstract={A new approach to optical clock distribution utilizing optical waveguide interconnect technology is introduced. In this paper, we develop a new algorithm for design and optimization of embedded optical clock distribution networks for printed wiring boards. The optimization approach takes into account bending and propagation losses of optical waveguides. Less than 26.1 psec in signal timing skew is obtained for a signal flight time of 614.38 psec. About 15% reduction in optical power consumption is also obtained over clock nets routed with existing (optical) methods.},
keywords={},
doi={},
ISSN={},
month={June},}
Copy
TY - JOUR
TI - Efficient Routing of Board-Level Optical Clocks for Ultra High-Speed Systems
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1310
EP - 1317
AU - Chung-Seok (Andy) SEO
AU - Abhijit CHATTERJEE
PY - 2004
DO -
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL - E87-A
IS - 6
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - June 2004
AB - A new approach to optical clock distribution utilizing optical waveguide interconnect technology is introduced. In this paper, we develop a new algorithm for design and optimization of embedded optical clock distribution networks for printed wiring boards. The optimization approach takes into account bending and propagation losses of optical waveguides. Less than 26.1 psec in signal timing skew is obtained for a signal flight time of 614.38 psec. About 15% reduction in optical power consumption is also obtained over clock nets routed with existing (optical) methods.
ER -
English
