Open Access
Double Modular Redundancy Design of LSI Controller for Soft Error Tolerance
-
Full Text Views
63
- Cite this
- Free PDF (653.7KB)
Summary :
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.0 No.0 pp.0-0
- Publicized
- 2024/09/05
- DOI
- 10.1587/10.1587/transfun.2024VLP0014
- Type of Manuscript
- PAPER
Authors
Latest Issue
Contents
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Katsutoshi OTSUKA, Kazuhito ITO, "Double Modular Redundancy Design of LSI Controller for Soft Error Tolerance" in IEICE TRANSACTIONS on Fundamentals,
vol. , no. 0, pp. 0-0, January , doi: 10.1587/10.1587/transfun.2024VLP0014.
Abstract:
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.2024VLP0014/_advpub_f
Copy
@ARTICLE{2024VLP0014,
author={Katsutoshi OTSUKA, Kazuhito ITO, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Double Modular Redundancy Design of LSI Controller for Soft Error Tolerance},
year={},
volume={},
number={0},
pages={0-0},
abstract={},
keywords={},
doi={10.1587/10.1587/transfun.2024VLP0014},
ISSN={},
month={January},}
Copy
TY - JOUR
TI - Double Modular Redundancy Design of LSI Controller for Soft Error Tolerance
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 0
EP - 0
AU - Katsutoshi OTSUKA
AU - Kazuhito ITO
PY -
DO - 10.1587/10.1587/transfun.2024VLP0014
JO - IEICE TRANSACTIONS on Fundamentals
SN -
VL -
IS - 0
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - January
AB -
ER -
English
