The search functionality is under construction.

IEICE TRANSACTIONS on Fundamentals

Placement with Symmetry Constraints for Analog IC Layout Design Based on Tree Representation

Natsumi HIRAKAWA, Kunihiro FUJIYOSHI

  • Full Text Views

    0

  • Cite this

Summary :

Symmetry constrains are the constraints that the given cells should be placed symmetrically in design of analog ICs. We use O-tree to represent placements and propose a decoding algorithm which can obtain one of the minimum placements satisfying the constraints. The decoding algorithm uses linear programming, which is too much time consuming. Therefore we propose a graph based method to recognize if there exists no placement satisfying both the given symmetry and O-tree constraints, and use the method before application of linear programming. The effectiveness of the proposed method was shown by computational experiments.

Publication
IEICE TRANSACTIONS on Fundamentals Vol.E92-A No.2 pp.467-474
Publication Date
2009/02/01
Publicized
Online ISSN
1745-1337
DOI
10.1587/transfun.E92.A.467
Type of Manuscript
PAPER
Category
VLSI Design Technology and CAD

Authors

Keyword