IEICE TRANSACTIONS on Fundamentals
Low Cost CORDIC-Based Configurable FFT/IFFT Processor for OFDM Systems
Summary :
High-performance FFT processor is indispensable for real-time OFDM communication systems. This paper presents a CORDIC based design of variable-length FFT processor which can perform various FFT lengths of 64/128/256/512/1024/2048/4096/8192-point. The proposed FFT processor employs memory based architecture in which mixed radix 4/2 algorithm, pipelined CORDIC, and conflict-free parallel memory access scheme are exploited. Besides, the CORDIC rotation angles are generated internally based on the transform of butterfly counter, which eliminates the need of ROM making it memory-efficient. The proposed architecture has a lower hardware complexity because it is ROM-free and with no dedicated complex multiplier. We implemented the proposed FFT processor and verified it on FPGA development platform. Additionally, the processor is also synthesized in 0.18 µm technology, the core area of the processor is 3.47 mm2 and the maximum operating frequency can be up to 500 MHz. The proposed FFT processor is better trade off performance and hardware overhead, and it can meet the speed requirement of most modern OFDM system, such as IEEE 802.11n, WiMax, 3GPP-LTE and DVB-T/H.
- Publication
- IEICE TRANSACTIONS on Fundamentals Vol.E95-A No.10 pp.1683-1691
- Publication Date
- 2012/10/01
- Publicized
- Online ISSN
- 1745-1337
- DOI
- 10.1587/transfun.E95.A.1683
- Type of Manuscript
- Special Section PAPER (Special Section on Advances in Adaptive Signal Processing and Applications)
- Category
- OFDM
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Dongpei LIU, Hengzhu LIU, Botao ZHANG, Jianfeng ZHANG, Shixian WANG, Zhengfa LIANG, "Low Cost CORDIC-Based Configurable FFT/IFFT Processor for OFDM Systems" in IEICE TRANSACTIONS on Fundamentals,
vol. E95-A, no. 10, pp. 1683-1691, October 2012, doi: 10.1587/transfun.E95.A.1683.
Abstract: High-performance FFT processor is indispensable for real-time OFDM communication systems. This paper presents a CORDIC based design of variable-length FFT processor which can perform various FFT lengths of 64/128/256/512/1024/2048/4096/8192-point. The proposed FFT processor employs memory based architecture in which mixed radix 4/2 algorithm, pipelined CORDIC, and conflict-free parallel memory access scheme are exploited. Besides, the CORDIC rotation angles are generated internally based on the transform of butterfly counter, which eliminates the need of ROM making it memory-efficient. The proposed architecture has a lower hardware complexity because it is ROM-free and with no dedicated complex multiplier. We implemented the proposed FFT processor and verified it on FPGA development platform. Additionally, the processor is also synthesized in 0.18 µm technology, the core area of the processor is 3.47 mm2 and the maximum operating frequency can be up to 500 MHz. The proposed FFT processor is better trade off performance and hardware overhead, and it can meet the speed requirement of most modern OFDM system, such as IEEE 802.11n, WiMax, 3GPP-LTE and DVB-T/H.
URL: https://global.ieice.org/en_transactions/fundamentals/10.1587/transfun.E95.A.1683/_p
Copy
@ARTICLE{e95-a_10_1683,
author={Dongpei LIU, Hengzhu LIU, Botao ZHANG, Jianfeng ZHANG, Shixian WANG, Zhengfa LIANG, },
journal={IEICE TRANSACTIONS on Fundamentals},
title={Low Cost CORDIC-Based Configurable FFT/IFFT Processor for OFDM Systems},
year={2012},
volume={E95-A},
number={10},
pages={1683-1691},
abstract={High-performance FFT processor is indispensable for real-time OFDM communication systems. This paper presents a CORDIC based design of variable-length FFT processor which can perform various FFT lengths of 64/128/256/512/1024/2048/4096/8192-point. The proposed FFT processor employs memory based architecture in which mixed radix 4/2 algorithm, pipelined CORDIC, and conflict-free parallel memory access scheme are exploited. Besides, the CORDIC rotation angles are generated internally based on the transform of butterfly counter, which eliminates the need of ROM making it memory-efficient. The proposed architecture has a lower hardware complexity because it is ROM-free and with no dedicated complex multiplier. We implemented the proposed FFT processor and verified it on FPGA development platform. Additionally, the processor is also synthesized in 0.18 µm technology, the core area of the processor is 3.47 mm2 and the maximum operating frequency can be up to 500 MHz. The proposed FFT processor is better trade off performance and hardware overhead, and it can meet the speed requirement of most modern OFDM system, such as IEEE 802.11n, WiMax, 3GPP-LTE and DVB-T/H.},
keywords={},
doi={10.1587/transfun.E95.A.1683},
ISSN={1745-1337},
month={October},}
Copy
TY - JOUR
TI - Low Cost CORDIC-Based Configurable FFT/IFFT Processor for OFDM Systems
T2 - IEICE TRANSACTIONS on Fundamentals
SP - 1683
EP - 1691
AU - Dongpei LIU
AU - Hengzhu LIU
AU - Botao ZHANG
AU - Jianfeng ZHANG
AU - Shixian WANG
AU - Zhengfa LIANG
PY - 2012
DO - 10.1587/transfun.E95.A.1683
JO - IEICE TRANSACTIONS on Fundamentals
SN - 1745-1337
VL - E95-A
IS - 10
JA - IEICE TRANSACTIONS on Fundamentals
Y1 - October 2012
AB - High-performance FFT processor is indispensable for real-time OFDM communication systems. This paper presents a CORDIC based design of variable-length FFT processor which can perform various FFT lengths of 64/128/256/512/1024/2048/4096/8192-point. The proposed FFT processor employs memory based architecture in which mixed radix 4/2 algorithm, pipelined CORDIC, and conflict-free parallel memory access scheme are exploited. Besides, the CORDIC rotation angles are generated internally based on the transform of butterfly counter, which eliminates the need of ROM making it memory-efficient. The proposed architecture has a lower hardware complexity because it is ROM-free and with no dedicated complex multiplier. We implemented the proposed FFT processor and verified it on FPGA development platform. Additionally, the processor is also synthesized in 0.18 µm technology, the core area of the processor is 3.47 mm2 and the maximum operating frequency can be up to 500 MHz. The proposed FFT processor is better trade off performance and hardware overhead, and it can meet the speed requirement of most modern OFDM system, such as IEEE 802.11n, WiMax, 3GPP-LTE and DVB-T/H.
ER -
English
