The search functionality is under construction.

IEICE TRANSACTIONS on Fundamentals

A Hardware-Trojans Identifying Method Based on Trojan Net Scoring at Gate-Level Netlists

Masaru OYA, Youhua SHI, Noritaka YAMASHITA, Toshihiko OKAMURA, Yukiyasu TSUNOO, Satoshi GOTO, Masao YANAGISAWA, Nozomu TOGAWA

  • Full Text Views

    0

  • Cite this

Summary :

Outsourcing IC design and fabrication is one of the effective solutions to reduce design cost but it may cause severe security risks. Particularly, malicious outside vendors may implement Hardware Trojans (HTs) on ICs. When we focus on IC design phase, we cannot assume an HT-free netlist or a Golden netlist and it is too difficult to identify whether a given netlist is HT-free or not. In this paper, we propose a score-based hardware-trojans identifying method at gate-level netlists without using a Golden netlist. Our proposed method does not directly detect HTs themselves in a gate-level netlist but it detects a net included in HTs, which is called Trojan net, instead. Firstly, we observe Trojan nets from several HT-inserted benchmarks and extract several their features. Secondly, we give scores to extracted Trojan net features and sum up them for each net in benchmarks. Then we can find out a score threshold to classify HT-free and HT-inserted netlists. Based on these scores, we can successfully classify HT-free and HT-inserted netlists in all the Trust-HUB gate-level benchmarks and ISCAS85 benchmarks as well as HT-free and HT-inserted AES gate-level netlists. Experimental results demonstrate that our method successfully identify all the HT-inserted gate-level benchmarks to be “HT-inserted” and all the HT-free gate-level benchmarks to be “HT-free” in approximately three hours for each benchmark.

Publication
IEICE TRANSACTIONS on Fundamentals Vol.E98-A No.12 pp.2537-2546
Publication Date
2015/12/01
Publicized
Online ISSN
1745-1337
DOI
10.1587/transfun.E98.A.2537
Type of Manuscript
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category
Logic Synthesis, Test and Verification

Authors

Masaru OYA
  Waseda University
Youhua SHI
  Waseda University
Noritaka YAMASHITA
  NEC Corporation
Toshihiko OKAMURA
  NEC Corporation
Yukiyasu TSUNOO
  NEC Corporation
Satoshi GOTO
  Waseda University
Masao YANAGISAWA
  Waseda University
Nozomu TOGAWA
  Waseda University

Keyword