The latest processors employ a large instruction window and longer pipelines to achieve higher performance. Although current branch predictors show high accuracy, the misprediction penalty is getting larger in proportion to the number of pipeline stages and pipeline width. This negative effect also happens in case of exceptions or interrupts. Therefore, it is important to recover processor state quickly and restart processing immediately. In this letter, we propose a low-cost recovery mechanism for processors with large instruction windows.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
In Pyo HONG, Byung In MOON, Yong Surk LEE, "A Low-Cost Recovery Mechanism for Processors with Large Instruction Windows" in IEICE TRANSACTIONS on Information,
vol. E89-D, no. 6, pp. 1967-1970, June 2006, doi: 10.1093/ietisy/e89-d.6.1967.
Abstract: The latest processors employ a large instruction window and longer pipelines to achieve higher performance. Although current branch predictors show high accuracy, the misprediction penalty is getting larger in proportion to the number of pipeline stages and pipeline width. This negative effect also happens in case of exceptions or interrupts. Therefore, it is important to recover processor state quickly and restart processing immediately. In this letter, we propose a low-cost recovery mechanism for processors with large instruction windows.
URL: https://global.ieice.org/en_transactions/information/10.1093/ietisy/e89-d.6.1967/_p
Copy
@ARTICLE{e89-d_6_1967,
author={In Pyo HONG, Byung In MOON, Yong Surk LEE, },
journal={IEICE TRANSACTIONS on Information},
title={A Low-Cost Recovery Mechanism for Processors with Large Instruction Windows},
year={2006},
volume={E89-D},
number={6},
pages={1967-1970},
abstract={The latest processors employ a large instruction window and longer pipelines to achieve higher performance. Although current branch predictors show high accuracy, the misprediction penalty is getting larger in proportion to the number of pipeline stages and pipeline width. This negative effect also happens in case of exceptions or interrupts. Therefore, it is important to recover processor state quickly and restart processing immediately. In this letter, we propose a low-cost recovery mechanism for processors with large instruction windows.},
keywords={},
doi={10.1093/ietisy/e89-d.6.1967},
ISSN={1745-1361},
month={June},}
Copy
TY - JOUR
TI - A Low-Cost Recovery Mechanism for Processors with Large Instruction Windows
T2 - IEICE TRANSACTIONS on Information
SP - 1967
EP - 1970
AU - In Pyo HONG
AU - Byung In MOON
AU - Yong Surk LEE
PY - 2006
DO - 10.1093/ietisy/e89-d.6.1967
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E89-D
IS - 6
JA - IEICE TRANSACTIONS on Information
Y1 - June 2006
AB - The latest processors employ a large instruction window and longer pipelines to achieve higher performance. Although current branch predictors show high accuracy, the misprediction penalty is getting larger in proportion to the number of pipeline stages and pipeline width. This negative effect also happens in case of exceptions or interrupts. Therefore, it is important to recover processor state quickly and restart processing immediately. In this letter, we propose a low-cost recovery mechanism for processors with large instruction windows.
ER -