IEICE TRANSACTIONS on Information
NEST: Towards Extreme Scale Computing Systems
Summary :
High-performance computing (HPC) has penetrated into various research fields, yet the increase in computing power is limited by conventional electrical interconnections. The proposed architecture, NEST, exploits wavelength routing in arrayed waveguide grating routers (AWGRs) to achieve a scalable, low-latency, and high-throughput network. For the intra pod and inter pod communication, the symmetrical topology of NEST reduces the network diameter, which leads to an increase in latency performance. Moreover, the proposed architecture enables exponential growth of network size. Simulation results demonstrate that NEST shows 36% latency improvement and 30% throughput improvement over the dragonfly on an average.
- Publication
- IEICE TRANSACTIONS on Information Vol.E101-D No.11 pp.2827-2830
- Publication Date
- 2018/11/01
- Publicized
- 2018/08/20
- Online ISSN
- 1745-1361
- DOI
- 10.1587/transinf.2018EDL8148
- Type of Manuscript
- LETTER
- Category
- Information Network
Authors
Yunfeng LU
Xidian University
Huaxi GU
Xidian University
Xiaoshan YU
Xidian University
Kun WANG
Xidian University
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Yunfeng LU, Huaxi GU, Xiaoshan YU, Kun WANG, "NEST: Towards Extreme Scale Computing Systems" in IEICE TRANSACTIONS on Information,
vol. E101-D, no. 11, pp. 2827-2830, November 2018, doi: 10.1587/transinf.2018EDL8148.
Abstract: High-performance computing (HPC) has penetrated into various research fields, yet the increase in computing power is limited by conventional electrical interconnections. The proposed architecture, NEST, exploits wavelength routing in arrayed waveguide grating routers (AWGRs) to achieve a scalable, low-latency, and high-throughput network. For the intra pod and inter pod communication, the symmetrical topology of NEST reduces the network diameter, which leads to an increase in latency performance. Moreover, the proposed architecture enables exponential growth of network size. Simulation results demonstrate that NEST shows 36% latency improvement and 30% throughput improvement over the dragonfly on an average.
URL: https://global.ieice.org/en_transactions/information/10.1587/transinf.2018EDL8148/_p
Copy
@ARTICLE{e101-d_11_2827,
author={Yunfeng LU, Huaxi GU, Xiaoshan YU, Kun WANG, },
journal={IEICE TRANSACTIONS on Information},
title={NEST: Towards Extreme Scale Computing Systems},
year={2018},
volume={E101-D},
number={11},
pages={2827-2830},
abstract={High-performance computing (HPC) has penetrated into various research fields, yet the increase in computing power is limited by conventional electrical interconnections. The proposed architecture, NEST, exploits wavelength routing in arrayed waveguide grating routers (AWGRs) to achieve a scalable, low-latency, and high-throughput network. For the intra pod and inter pod communication, the symmetrical topology of NEST reduces the network diameter, which leads to an increase in latency performance. Moreover, the proposed architecture enables exponential growth of network size. Simulation results demonstrate that NEST shows 36% latency improvement and 30% throughput improvement over the dragonfly on an average.},
keywords={},
doi={10.1587/transinf.2018EDL8148},
ISSN={1745-1361},
month={November},}
Copy
TY - JOUR
TI - NEST: Towards Extreme Scale Computing Systems
T2 - IEICE TRANSACTIONS on Information
SP - 2827
EP - 2830
AU - Yunfeng LU
AU - Huaxi GU
AU - Xiaoshan YU
AU - Kun WANG
PY - 2018
DO - 10.1587/transinf.2018EDL8148
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E101-D
IS - 11
JA - IEICE TRANSACTIONS on Information
Y1 - November 2018
AB - High-performance computing (HPC) has penetrated into various research fields, yet the increase in computing power is limited by conventional electrical interconnections. The proposed architecture, NEST, exploits wavelength routing in arrayed waveguide grating routers (AWGRs) to achieve a scalable, low-latency, and high-throughput network. For the intra pod and inter pod communication, the symmetrical topology of NEST reduces the network diameter, which leads to an increase in latency performance. Moreover, the proposed architecture enables exponential growth of network size. Simulation results demonstrate that NEST shows 36% latency improvement and 30% throughput improvement over the dragonfly on an average.
ER -
English
