IEICE TRANSACTIONS on Information
Master-Slave FF Using DICE Capable of Tolerating Soft Errors Occurring Around Clock Edge
Summary :
This letter reveals that an edge-triggered master-slave flip-flop (FF) using well-known soft error tolerant DICE (dual interlocked storage cell) is vulnerable to soft errors occurring around clock edge. This letter presents a design of a soft error tolerant FF based on the master-slave FF using DICE. The proposed design modifies the connection between the master and slave latches to make the FF not vulnerable to these errors. The hardware overhead is almost the same as that for the original edge-triggered FF using the DICE.
- Publication
- IEICE TRANSACTIONS on Information Vol.E103-D No.4 pp.892-895
- Publication Date
- 2020/04/01
- Publicized
- 2020/01/06
- Online ISSN
- 1745-1361
- DOI
- 10.1587/transinf.2019EDL8175
- Type of Manuscript
- LETTER
- Category
- Dependable Computing
Authors
Kazuteru NAMBA
Chiba University
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Kazuteru NAMBA, "Master-Slave FF Using DICE Capable of Tolerating Soft Errors Occurring Around Clock Edge" in IEICE TRANSACTIONS on Information,
vol. E103-D, no. 4, pp. 892-895, April 2020, doi: 10.1587/transinf.2019EDL8175.
Abstract: This letter reveals that an edge-triggered master-slave flip-flop (FF) using well-known soft error tolerant DICE (dual interlocked storage cell) is vulnerable to soft errors occurring around clock edge. This letter presents a design of a soft error tolerant FF based on the master-slave FF using DICE. The proposed design modifies the connection between the master and slave latches to make the FF not vulnerable to these errors. The hardware overhead is almost the same as that for the original edge-triggered FF using the DICE.
URL: https://global.ieice.org/en_transactions/information/10.1587/transinf.2019EDL8175/_p
Copy
@ARTICLE{e103-d_4_892,
author={Kazuteru NAMBA, },
journal={IEICE TRANSACTIONS on Information},
title={Master-Slave FF Using DICE Capable of Tolerating Soft Errors Occurring Around Clock Edge},
year={2020},
volume={E103-D},
number={4},
pages={892-895},
abstract={This letter reveals that an edge-triggered master-slave flip-flop (FF) using well-known soft error tolerant DICE (dual interlocked storage cell) is vulnerable to soft errors occurring around clock edge. This letter presents a design of a soft error tolerant FF based on the master-slave FF using DICE. The proposed design modifies the connection between the master and slave latches to make the FF not vulnerable to these errors. The hardware overhead is almost the same as that for the original edge-triggered FF using the DICE.},
keywords={},
doi={10.1587/transinf.2019EDL8175},
ISSN={1745-1361},
month={April},}
Copy
TY - JOUR
TI - Master-Slave FF Using DICE Capable of Tolerating Soft Errors Occurring Around Clock Edge
T2 - IEICE TRANSACTIONS on Information
SP - 892
EP - 895
AU - Kazuteru NAMBA
PY - 2020
DO - 10.1587/transinf.2019EDL8175
JO - IEICE TRANSACTIONS on Information
SN - 1745-1361
VL - E103-D
IS - 4
JA - IEICE TRANSACTIONS on Information
Y1 - April 2020
AB - This letter reveals that an edge-triggered master-slave flip-flop (FF) using well-known soft error tolerant DICE (dual interlocked storage cell) is vulnerable to soft errors occurring around clock edge. This letter presents a design of a soft error tolerant FF based on the master-slave FF using DICE. The proposed design modifies the connection between the master and slave latches to make the FF not vulnerable to these errors. The hardware overhead is almost the same as that for the original edge-triggered FF using the DICE.
ER -
English
