A short channel MOS FET with 1-1.5 µm channel and double boron-ion implantation has been designed as a high speed static RAM element. High speed properties and short channel effects are compared among the MOS FETs with 1.5-100 Ω
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Kazuo TERADA, "Double Boron-Ion Implanted Short Channel MOS FET for High Speed Static RAMs" in IEICE TRANSACTIONS on transactions,
vol. E63-E, no. 8, pp. 567-573, August 1980, doi: .
Abstract: A short channel MOS FET with 1-1.5 µm channel and double boron-ion implantation has been designed as a high speed static RAM element. High speed properties and short channel effects are compared among the MOS FETs with 1.5-100 Ω
URL: https://global.ieice.org/en_transactions/transactions/10.1587/e63-e_8_567/_p
Copy
@ARTICLE{e63-e_8_567,
author={Kazuo TERADA, },
journal={IEICE TRANSACTIONS on transactions},
title={Double Boron-Ion Implanted Short Channel MOS FET for High Speed Static RAMs},
year={1980},
volume={E63-E},
number={8},
pages={567-573},
abstract={A short channel MOS FET with 1-1.5 µm channel and double boron-ion implantation has been designed as a high speed static RAM element. High speed properties and short channel effects are compared among the MOS FETs with 1.5-100 Ω
keywords={},
doi={},
ISSN={},
month={August},}
Copy
TY - JOUR
TI - Double Boron-Ion Implanted Short Channel MOS FET for High Speed Static RAMs
T2 - IEICE TRANSACTIONS on transactions
SP - 567
EP - 573
AU - Kazuo TERADA
PY - 1980
DO -
JO - IEICE TRANSACTIONS on transactions
SN -
VL - E63-E
IS - 8
JA - IEICE TRANSACTIONS on transactions
Y1 - August 1980
AB - A short channel MOS FET with 1-1.5 µm channel and double boron-ion implantation has been designed as a high speed static RAM element. High speed properties and short channel effects are compared among the MOS FETs with 1.5-100 Ω
ER -