We construct an efficient decoder for single and double error correcting-triple error detecting BCH codes by adding a simple error identifying circuit to the decoder for double error correcting BCH codes.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Hirokazu OKANO, Itsuo TAKANAMI, Kazuo MORIKAWA, "A Decoder for DEC-TED BCH Codes" in IEICE TRANSACTIONS on transactions,
vol. E67-E, no. 7, pp. 393-394, July 1984, doi: .
Abstract: We construct an efficient decoder for single and double error correcting-triple error detecting BCH codes by adding a simple error identifying circuit to the decoder for double error correcting BCH codes.
URL: https://global.ieice.org/en_transactions/transactions/10.1587/e67-e_7_393/_p
Copy
@ARTICLE{e67-e_7_393,
author={Hirokazu OKANO, Itsuo TAKANAMI, Kazuo MORIKAWA, },
journal={IEICE TRANSACTIONS on transactions},
title={A Decoder for DEC-TED BCH Codes},
year={1984},
volume={E67-E},
number={7},
pages={393-394},
abstract={We construct an efficient decoder for single and double error correcting-triple error detecting BCH codes by adding a simple error identifying circuit to the decoder for double error correcting BCH codes.},
keywords={},
doi={},
ISSN={},
month={July},}
Copy
TY - JOUR
TI - A Decoder for DEC-TED BCH Codes
T2 - IEICE TRANSACTIONS on transactions
SP - 393
EP - 394
AU - Hirokazu OKANO
AU - Itsuo TAKANAMI
AU - Kazuo MORIKAWA
PY - 1984
DO -
JO - IEICE TRANSACTIONS on transactions
SN -
VL - E67-E
IS - 7
JA - IEICE TRANSACTIONS on transactions
Y1 - July 1984
AB - We construct an efficient decoder for single and double error correcting-triple error detecting BCH codes by adding a simple error identifying circuit to the decoder for double error correcting BCH codes.
ER -