In this paper, a newly developed fading simulator (FS) is presented. This FS can produce the same fading situation repeatedly and the DSP (Digital Signal Processor) is used for its implementation. The structure and performance of the FS are also presented.
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Copy
Yukiyoshi KAMIO, Seiichi SAMPEI, Hideichi SASAOKA, Mituo YOKOYAMA, "A New Type Fading Simulator with DSP" in IEICE TRANSACTIONS on transactions,
vol. E70-E, no. 4, pp. 379-382, April 1987, doi: .
Abstract: In this paper, a newly developed fading simulator (FS) is presented. This FS can produce the same fading situation repeatedly and the DSP (Digital Signal Processor) is used for its implementation. The structure and performance of the FS are also presented.
URL: https://global.ieice.org/en_transactions/transactions/10.1587/e70-e_4_379/_p
Copy
@ARTICLE{e70-e_4_379,
author={Yukiyoshi KAMIO, Seiichi SAMPEI, Hideichi SASAOKA, Mituo YOKOYAMA, },
journal={IEICE TRANSACTIONS on transactions},
title={A New Type Fading Simulator with DSP},
year={1987},
volume={E70-E},
number={4},
pages={379-382},
abstract={In this paper, a newly developed fading simulator (FS) is presented. This FS can produce the same fading situation repeatedly and the DSP (Digital Signal Processor) is used for its implementation. The structure and performance of the FS are also presented.},
keywords={},
doi={},
ISSN={},
month={April},}
Copy
TY - JOUR
TI - A New Type Fading Simulator with DSP
T2 - IEICE TRANSACTIONS on transactions
SP - 379
EP - 382
AU - Yukiyoshi KAMIO
AU - Seiichi SAMPEI
AU - Hideichi SASAOKA
AU - Mituo YOKOYAMA
PY - 1987
DO -
JO - IEICE TRANSACTIONS on transactions
SN -
VL - E70-E
IS - 4
JA - IEICE TRANSACTIONS on transactions
Y1 - April 1987
AB - In this paper, a newly developed fading simulator (FS) is presented. This FS can produce the same fading situation repeatedly and the DSP (Digital Signal Processor) is used for its implementation. The structure and performance of the FS are also presented.
ER -