IEICE TRANSACTIONS on transactions
Performance Improvement of All Digital Phase-Locked Loop with Adaptive Multilevel-Quantized Phase Comparator
Summary :
A new type of phase comparator for DPLL (Digital Phase-Locked Loop), named Adaptive Multilevel-Quantized Phase Comparator (abbreviated as AMPC), is proposed. The characteristics of this proposed comparator AMPC are changed adaptively to reduce the frequency deviation and the phase jitter of the input signals, whereas the conventional phase comparator has constant characteristics whatever signals come. When the offset between input and output signal frequency exists, the amount of frequency control is increased by shifting up or down its characteristics in order to decrease this deviation. When the loop is in the steady-state, the amount of phase control is decreased by varying the scale of them to suppress the input jitter. Performance characteristics of AMPC and the loop which uses AMPC are analyzed theoretically and verified by computer simulation. As a result, the loop which uses AMPC has much wider locking-range and much better jitter suppresion effect than those of the conventional loops, and steady-state phase error is also reduced by using AMPC.
- Publication
- IEICE TRANSACTIONS on transactions Vol.E72-E No.3 pp.194-201
- Publication Date
- 1989/03/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- PAPER
- Category
- Communication Systems and Transmission Equipment
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Osamu NAKAJIMA, Hiroomi HIKAWA, Shinsaku MORI, "Performance Improvement of All Digital Phase-Locked Loop with Adaptive Multilevel-Quantized Phase Comparator" in IEICE TRANSACTIONS on transactions,
vol. E72-E, no. 3, pp. 194-201, March 1989, doi: .
Abstract: A new type of phase comparator for DPLL (Digital Phase-Locked Loop), named Adaptive Multilevel-Quantized Phase Comparator (abbreviated as AMPC), is proposed. The characteristics of this proposed comparator AMPC are changed adaptively to reduce the frequency deviation and the phase jitter of the input signals, whereas the conventional phase comparator has constant characteristics whatever signals come. When the offset between input and output signal frequency exists, the amount of frequency control is increased by shifting up or down its characteristics in order to decrease this deviation. When the loop is in the steady-state, the amount of phase control is decreased by varying the scale of them to suppress the input jitter. Performance characteristics of AMPC and the loop which uses AMPC are analyzed theoretically and verified by computer simulation. As a result, the loop which uses AMPC has much wider locking-range and much better jitter suppresion effect than those of the conventional loops, and steady-state phase error is also reduced by using AMPC.
URL: https://global.ieice.org/en_transactions/transactions/10.1587/e72-e_3_194/_p
Copy
@ARTICLE{e72-e_3_194,
author={Osamu NAKAJIMA, Hiroomi HIKAWA, Shinsaku MORI, },
journal={IEICE TRANSACTIONS on transactions},
title={Performance Improvement of All Digital Phase-Locked Loop with Adaptive Multilevel-Quantized Phase Comparator},
year={1989},
volume={E72-E},
number={3},
pages={194-201},
abstract={A new type of phase comparator for DPLL (Digital Phase-Locked Loop), named Adaptive Multilevel-Quantized Phase Comparator (abbreviated as AMPC), is proposed. The characteristics of this proposed comparator AMPC are changed adaptively to reduce the frequency deviation and the phase jitter of the input signals, whereas the conventional phase comparator has constant characteristics whatever signals come. When the offset between input and output signal frequency exists, the amount of frequency control is increased by shifting up or down its characteristics in order to decrease this deviation. When the loop is in the steady-state, the amount of phase control is decreased by varying the scale of them to suppress the input jitter. Performance characteristics of AMPC and the loop which uses AMPC are analyzed theoretically and verified by computer simulation. As a result, the loop which uses AMPC has much wider locking-range and much better jitter suppresion effect than those of the conventional loops, and steady-state phase error is also reduced by using AMPC.},
keywords={},
doi={},
ISSN={},
month={March},}
Copy
TY - JOUR
TI - Performance Improvement of All Digital Phase-Locked Loop with Adaptive Multilevel-Quantized Phase Comparator
T2 - IEICE TRANSACTIONS on transactions
SP - 194
EP - 201
AU - Osamu NAKAJIMA
AU - Hiroomi HIKAWA
AU - Shinsaku MORI
PY - 1989
DO -
JO - IEICE TRANSACTIONS on transactions
SN -
VL - E72-E
IS - 3
JA - IEICE TRANSACTIONS on transactions
Y1 - March 1989
AB - A new type of phase comparator for DPLL (Digital Phase-Locked Loop), named Adaptive Multilevel-Quantized Phase Comparator (abbreviated as AMPC), is proposed. The characteristics of this proposed comparator AMPC are changed adaptively to reduce the frequency deviation and the phase jitter of the input signals, whereas the conventional phase comparator has constant characteristics whatever signals come. When the offset between input and output signal frequency exists, the amount of frequency control is increased by shifting up or down its characteristics in order to decrease this deviation. When the loop is in the steady-state, the amount of phase control is decreased by varying the scale of them to suppress the input jitter. Performance characteristics of AMPC and the loop which uses AMPC are analyzed theoretically and verified by computer simulation. As a result, the loop which uses AMPC has much wider locking-range and much better jitter suppresion effect than those of the conventional loops, and steady-state phase error is also reduced by using AMPC.
ER -
English
