A High performance digital filter LSI has been developed, which is suitable for two- or three-dimensional TV video signal processing. This 9th-order symmetrical transversal filter features high speed operation of 33 MHz. Moreover, the order and the transfer function of the filter are alterable. The chip, achieved through 2 µm CMOS technology, occupies about 50 mm2 and consumes less than 600 mW of power at a clock frequency of 33 MHz.

A new high-speed decoding algorithm for Difference-set cyclic codes, and the design and implementation of a 50 MHz CMOS LSI for decoding the (1057, 813) DSCC, are presented. The algorithm, called modified threshold decoding, makes it possible to introduce an arbitrary number of pipeline stages into feedback loops in decoding circuits. A prototype LSI containing about 13k logic gates was fabricated using 1 µm CMOS gate-array technology. The power consumption is less than 750 mW at a 50 MHz clock rate. It is available for digital data transmission systems having an I/O data rate of up to 25 MBPS. It is being used in experimental set-ups targeted at future digital broadcasting systems. The proposed algorithm has an important advantage for much longer codes as it has the potential to be used in the high-speed decoding of DSCCs having a code length longer than 1057.