The search functionality is under construction.
The search functionality is under construction.

Author Search Result

[Author] Hiroshi HAGISAWA(2hit)

1-2hit
  • A 270-MHz CMOS Quadrature Modulator for a GSM Transmitter

    Taizo YAMAWAKI  Satoshi TANAKA  Hiroshi HAGISAWA  

     
    LETTER

      Vol:
    E83-A No:2
      Page(s):
    272-273

    This paper describes a 270-MHz CMOS quadrature modulator (QMOD) for a global system for mobile communications (GSM) transmitter. QMOD consists of two attenuators and two doubly-balanced modulators (DBM's) and fabricated by using 0.35-µm CMOS process. The carrier leakage level of -35.7 dBc and the image rejection level of -45.1 dBc are achieved. It's total chip area is 880 µm550 µm and it consumes 1.0 mA with 3.0 V power supply.

  • A CMOS Offset Phase Locked Loop for a GSM Transmitter

    Taizo YAMAWAKI  Masaru KOKUBO  Hiroshi HAGISAWA  

     
    PAPER

      Vol:
    E82-A No:2
      Page(s):
    307-312

    This paper describes a CMOS Offset Phase Locked Loop (OPLL) for a global system for mobile communications (GSM) transmitter. The OPLL is a PLL with a down-conversion mixer in the feedback path and is used in the transmit (Tx) path as a frequency converter. It has a tracking bandpass filter characteristic in such a way that the OPLL can suppress the noise in the GSM receiving band (Tx noise) without a duplexer. When the loop bandwidth of the OPLL was 1.0 MHz, the Tx noise level of -163.5 dBc/Hz, the phase error of 0.66rms, and the settling time of 40µs were achieved. The IC was implemented by using 0.35-µm CMOS process. It takes 860µm620µm of total chip area and consumes 17.6 mA with a 3.0 V power supply.