The search functionality is under construction.
The search functionality is under construction.

Author Search Result

[Author] Kyeongho LEE(1hit)

1-1hit
  • A CMOS Serial Link for Fully Duplexed Data Communication

    Kyeongho LEE  Sungjoon KIM  Gijung AHN  Deog-Kyoon JEONG  

     
    PAPER

      Vol:
    E78-C No:6
      Page(s):
    601-612

    This paper describes a CMOS serial ling allowing fully duplexed 500 Mbaud serial data communication. The CMOS serial link is a robust and low-cost solution to high data rate requirements. A central charge pump PLL for generating multiphase clocks for oversampling is shared by several serial link channels. Fully duplexed serial data communication is realized in the bidirectional bridge by separating incoming data from the mixed signal on the cable end. The digital PLL accomplishes process-independent data recovery by using a low-ratio oversampling, a majority voting, and a parallel data recovery scheme. Mostly, digital approach could extend its bandwidth further with scaled CMOS technology. A single channel serial link and a charge pump PLL are integrated in a test chip using 1.2 µm CMOS process technology. The test chip confirms upto 500 Mbaud unidirectional mode operation and 320 Mbaud fully duplexed mode operation with pseudo random data patterns.