1-2hit |
John W. FATTARUSO Shivaling S. MAHANT-SHETTI J. Brock BARTON
A mixed analog-digital fuzzy logic inference engine chip fabricated in an 0.8 µm CMOS process is described. Interface to the processor behaves like a static RAM, and computation of the fuzzy logic inference is performed between memory locations in parallel by an array of analog charge-domain circuits. Eight inputs and four outputs are provided, and up to 32 rules may be programmed into the chip. The results of the inference over all rules, including a center-of-mass defuzzification, may be computed in 2 µs.
Robert J. LANDERS Shivaling S. MAHANT-SHETTI Carl LEMONDS
This paper presents a novel architecture that provides higher density and lower power dissipation than conventional basecells. The layout of transistors in this small basecell allows the efficient construction of multiplexers with minimal use of programmable layers. The multiplexer can be used to create any 2 input and some 3 input functions in one basecell. Internal fanout, rather than typical output load, defines the size of driver and multiplexer transistors, which can be independently tailored for the desired speed/area/power target. This basecell, which is well suited for implementing datapath elements, has been used to create a 16 16-b multiplier operating at 50 MHz in 314 500 µm2 in 0.6 µm technology.