The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] crystal defect(2hit)

1-2hit
  • Study of LOCOS-Induced Anomalous Leakage Current in Thin Film SOI MOSFET's

    Shigeru KAWANAKA  Shinji ONGA  Takako OKADA  Michihiro OOSE  Toshihiko IINUMA  Tomoaki SHINO  Takashi YAMADA  Makoto YOSHIMI  Shigeyoshi WATANABE  

     
    PAPER-Semiconductor Materials and Devices

      Vol:
    E82-C No:7
      Page(s):
    1341-1346

    Anomalous leakage current which flows between source and drain in thin film SOI MOSFET's is investigated. It is confirmed that the leakage current is caused by enhanced diffusion of the source/drain dopants along the LOCOS-induced crystal defects. Stress analysis by 2D simulation reveals that thinning a buried-oxide effectively suppresses deformation of an SOI film associated with over-oxidation during LOCOS. It is experimentally confirmed that using a SIMOX substrate which has a thinner buried-oxide causes no noticeable deformation of the SOI film nor anomalous leakage current.

  • Test Structure for the Evaluation of Si Substrates

    Yoshiko YOSHIDA  Mikihiro KIMURA  Morihiko KUME  Hidekazu YAMAMOTO  Hiroshi KOYAMA  

     
    PAPER-SOI & Material Characterization

      Vol:
    E79-C No:2
      Page(s):
    192-197

    The quality of Si substrates affecting the oxide reliability was investigated using various kinds of test structures like flat capacitor, field edge array and gate edge array. The field edge array test structure which resembles the conditions found for real device is shown to be quite effective to determine the quality of oxides. Oxide grown on a P type epitaxial layer on P+ silicon substrate shows the highest reliability in all test structures. Gettering of heavy metals and/or crystal defects by the P+ silicon substrate is the dominant mechanism for the improvement of the oxide reliability. H2 annealed silicon shows a good reliability if monitored using the flat capacitor. However, using the field edge array test structure, which is strongly influenced by real device process, the reliability of the oxide grown on H2 annealed silicon degrades.