The search functionality is under construction.
The search functionality is under construction.

Keyword Search Result

[Keyword] interprocessor network(1hit)

1-1hit
  • 1616 Two-Dimensional Optoelectronic Integrated Receiver Array for Highly Parallel Interprocessor Networks

    Hiroshi YANO  Sosaku SAWADA  Kentaro DOGUCHI  Takashi KATO  Goro SASAKI  

     
    PAPER-Optoelectronic Integrated Receivers

      Vol:
    E80-C No:5
      Page(s):
    689-694

    A two-dimensional receiver OEIC array having an address selector for highly parallel interprocessor networks has been realized. The receiver OEIC array consists of two-dimensionally arranged 1616 (256) optical receiver cells with switching transistors, address selectors (decoders), and a comparator. Each optical receiver comprises a pin PD and a transimpedance-type HBT amplifier. The HBT has an InP passivation structure to suppress the emitter-size effect, which results in the improvement of current gains, especially at low collector current densities. The receiver OEIC array was fabricated on a 3-inch diameter InP substrate with pin/HBT integration technology. Due to the function of address selection, only one cell is activated and the other cells are mute, so the receiver OEIC array shows low crosstalk and low power consumption characteristics. The array also shows a 266-Mb/s data transmission capability. This receiver OEIC array is a most complex InP-based OEIC ever reported. The realization of the two-dimensional receiver OEIC array promises the future interprocessor networks with highly parallel optical interconnections.