Time-related jitters caused by small noise voltage due to electromagnetic noise induce malfunction of digital equipment. The jitters increase with not only magnitude of the noise but also resonance of digital circuits in the equipment. In this report, we proposes a linear equivalent circuit model of a digital CMOS gate for analyzing circuit resonance and verifies the validity of the model.