Performance Analysis of Internally Unbuffered Large Scale ATM Switch with Bursty Traffic

Yuji OIE; Kenji KAWAHARA; Masayuki MURATA; Hideo MIYAHARA

Performance Analysis of Internally Unbuffered Large Scale ATM Switch with Bursty Traffic

Yuji OIE, Kenji KAWAHARA, Masayuki MURATA, Hideo MIYAHARA

Full Text Views

0

Cite this

Summary :

Many ATM switching modules with high performance have been proposed and analyzed. A development of a large scale ATM switching system (e.g., used as a central switch) is the key to realization of the broadband ISDN. However, the dimension of ATM switching ICs is limited by the technological and physical constraints on VLSI. A multistage switching configuration is one of the promising configurations for a large scale ATM switch. In this paper, we treat a 3-stage switching configuration with no internal bufferes; i.e., bufferless switches are employed at the first and second stages, and output buffered switches at the third stage. A short-term cell loss probability is analyzed in order to examine the influence of bursty traffic on performance of the bufferless switch used at the first two stages. Furthermore, we propose a 4-stage switching configuration with traffic distributors added at the first stage. This switch provides more paths between a pair of input and output ports than the 3-stage switching configuration mentioned above. A few schemes to distribute cells are compared. It is shown that the distributor successfully reduces the deterioration of cell loss probability due to bursty traffic by splitting incoming cells into several switching modules.

Publication: IEICE TRANSACTIONS on Communications Vol.E79-B No.3 pp.412-423

Publication Date: 1996/03/25

Publicized

Online ISSN

DOI

Type of Manuscript: PAPER

Category: Switching and Communication Processing

Cite this

Copy

Yuji OIE, Kenji KAWAHARA, Masayuki MURATA, Hideo MIYAHARA, "Performance Analysis of Internally Unbuffered Large Scale ATM Switch with Bursty Traffic" in IEICE TRANSACTIONS on Communications, vol. E79-B, no. 3, pp. 412-423, March 1996, doi: .
Abstract: Many ATM switching modules with high performance have been proposed and analyzed. A development of a large scale ATM switching system (e.g., used as a central switch) is the key to realization of the broadband ISDN. However, the dimension of ATM switching ICs is limited by the technological and physical constraints on VLSI. A multistage switching configuration is one of the promising configurations for a large scale ATM switch. In this paper, we treat a 3-stage switching configuration with no internal bufferes; i.e., bufferless switches are employed at the first and second stages, and output buffered switches at the third stage. A short-term cell loss probability is analyzed in order to examine the influence of bursty traffic on performance of the bufferless switch used at the first two stages. Furthermore, we propose a 4-stage switching configuration with traffic distributors added at the first stage. This switch provides more paths between a pair of input and output ports than the 3-stage switching configuration mentioned above. A few schemes to distribute cells are compared. It is shown that the distributor successfully reduces the deterioration of cell loss probability due to bursty traffic by splitting incoming cells into several switching modules.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e79-b_3_412/_p

Copy

@ARTICLE{e79-b_3_412,
author={Yuji OIE, Kenji KAWAHARA, Masayuki MURATA, Hideo MIYAHARA, },
journal={IEICE TRANSACTIONS on Communications},
title={Performance Analysis of Internally Unbuffered Large Scale ATM Switch with Bursty Traffic},
year={1996},
volume={E79-B},
number={3},
pages={412-423},
abstract={Many ATM switching modules with high performance have been proposed and analyzed. A development of a large scale ATM switching system (e.g., used as a central switch) is the key to realization of the broadband ISDN. However, the dimension of ATM switching ICs is limited by the technological and physical constraints on VLSI. A multistage switching configuration is one of the promising configurations for a large scale ATM switch. In this paper, we treat a 3-stage switching configuration with no internal bufferes; i.e., bufferless switches are employed at the first and second stages, and output buffered switches at the third stage. A short-term cell loss probability is analyzed in order to examine the influence of bursty traffic on performance of the bufferless switch used at the first two stages. Furthermore, we propose a 4-stage switching configuration with traffic distributors added at the first stage. This switch provides more paths between a pair of input and output ports than the 3-stage switching configuration mentioned above. A few schemes to distribute cells are compared. It is shown that the distributor successfully reduces the deterioration of cell loss probability due to bursty traffic by splitting incoming cells into several switching modules.},
keywords={},
doi={},
ISSN={},
month={March},}

Copy

TY - JOUR
TI - Performance Analysis of Internally Unbuffered Large Scale ATM Switch with Bursty Traffic
T2 - IEICE TRANSACTIONS on Communications
SP - 412
EP - 423
AU - Yuji OIE
AU - Kenji KAWAHARA
AU - Masayuki MURATA
AU - Hideo MIYAHARA
PY - 1996
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E79-B
IS - 3
JA - IEICE TRANSACTIONS on Communications
Y1 - March 1996
AB - Many ATM switching modules with high performance have been proposed and analyzed. A development of a large scale ATM switching system (e.g., used as a central switch) is the key to realization of the broadband ISDN. However, the dimension of ATM switching ICs is limited by the technological and physical constraints on VLSI. A multistage switching configuration is one of the promising configurations for a large scale ATM switch. In this paper, we treat a 3-stage switching configuration with no internal bufferes; i.e., bufferless switches are employed at the first and second stages, and output buffered switches at the third stage. A short-term cell loss probability is analyzed in order to examine the influence of bursty traffic on performance of the bufferless switch used at the first two stages. Furthermore, we propose a 4-stage switching configuration with traffic distributors added at the first stage. This switch provides more paths between a pair of input and output ports than the 3-stage switching configuration mentioned above. A few schemes to distribute cells are compared. It is shown that the distributor successfully reduces the deterioration of cell loss probability due to bursty traffic by splitting incoming cells into several switching modules.
ER -