Implementation of Fast ATM Protection Switching Function on ATM Nodes
Summary :
This paper proposes implementation methods of fast ATM layer protection switching function. The main problem in attaining fast ATM protection is the number of connections in one transmission path. The transmission delay of the signal for protection negotiation procedure is relatively less than the processing time in the end nodes. Therefore shortening of the processing time in the nodes is a crucial factor for fast rerouting. This paper focuses on this point and presents some suitable implementations on ATM nodes for fast protection switching. These architectures can attain protection time of less than 50 ms after the detection of a failure at an end node. The key is load-sharing of the hardware and firmware. This paper also sums up the effectiveness of ATM protection and the current situation of standardization in ITU-T SG13.
- Publication
- IEICE TRANSACTIONS on Communications Vol.E81-B No.2 pp.237-243
- Publication Date
- 1998/02/25
- Publicized
- Online ISSN
- DOI
- Type of Manuscript
- Special Section PAPER (Special Issue on ATM Switching Systems for future B-ISDN)
- Category
- ATM switching architecture
Authors
Keyword
ATM, rerouting, protection, SDH, APS
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Ken'ichi SAKAMOTO, Morihito MIYAGI, Masahiro TAKATORI, Takahiko KOZAKI, Akihiko TAKASE, "Implementation of Fast ATM Protection Switching Function on ATM Nodes" in IEICE TRANSACTIONS on Communications,
vol. E81-B, no. 2, pp. 237-243, February 1998, doi: .
Abstract: This paper proposes implementation methods of fast ATM layer protection switching function. The main problem in attaining fast ATM protection is the number of connections in one transmission path. The transmission delay of the signal for protection negotiation procedure is relatively less than the processing time in the end nodes. Therefore shortening of the processing time in the nodes is a crucial factor for fast rerouting. This paper focuses on this point and presents some suitable implementations on ATM nodes for fast protection switching. These architectures can attain protection time of less than 50 ms after the detection of a failure at an end node. The key is load-sharing of the hardware and firmware. This paper also sums up the effectiveness of ATM protection and the current situation of standardization in ITU-T SG13.
URL: https://global.ieice.org/en_transactions/communications/10.1587/e81-b_2_237/_p
Copy
@ARTICLE{e81-b_2_237,
author={Ken'ichi SAKAMOTO, Morihito MIYAGI, Masahiro TAKATORI, Takahiko KOZAKI, Akihiko TAKASE, },
journal={IEICE TRANSACTIONS on Communications},
title={Implementation of Fast ATM Protection Switching Function on ATM Nodes},
year={1998},
volume={E81-B},
number={2},
pages={237-243},
abstract={This paper proposes implementation methods of fast ATM layer protection switching function. The main problem in attaining fast ATM protection is the number of connections in one transmission path. The transmission delay of the signal for protection negotiation procedure is relatively less than the processing time in the end nodes. Therefore shortening of the processing time in the nodes is a crucial factor for fast rerouting. This paper focuses on this point and presents some suitable implementations on ATM nodes for fast protection switching. These architectures can attain protection time of less than 50 ms after the detection of a failure at an end node. The key is load-sharing of the hardware and firmware. This paper also sums up the effectiveness of ATM protection and the current situation of standardization in ITU-T SG13.},
keywords={},
doi={},
ISSN={},
month={February},}
Copy
TY - JOUR
TI - Implementation of Fast ATM Protection Switching Function on ATM Nodes
T2 - IEICE TRANSACTIONS on Communications
SP - 237
EP - 243
AU - Ken'ichi SAKAMOTO
AU - Morihito MIYAGI
AU - Masahiro TAKATORI
AU - Takahiko KOZAKI
AU - Akihiko TAKASE
PY - 1998
DO -
JO - IEICE TRANSACTIONS on Communications
SN -
VL - E81-B
IS - 2
JA - IEICE TRANSACTIONS on Communications
Y1 - February 1998
AB - This paper proposes implementation methods of fast ATM layer protection switching function. The main problem in attaining fast ATM protection is the number of connections in one transmission path. The transmission delay of the signal for protection negotiation procedure is relatively less than the processing time in the end nodes. Therefore shortening of the processing time in the nodes is a crucial factor for fast rerouting. This paper focuses on this point and presents some suitable implementations on ATM nodes for fast protection switching. These architectures can attain protection time of less than 50 ms after the detection of a failure at an end node. The key is load-sharing of the hardware and firmware. This paper also sums up the effectiveness of ATM protection and the current situation of standardization in ITU-T SG13.
ER -
English
