IEICE TRANSACTIONS on Communications
Programmable Hardware Accelerator for Finite-State-Machine Processing in Flexible Access Network Systems
Summary :
The application of network function virtualization (NFV) and software-defined networking (SDN) to passive optical networks (PONs) is attracting attention for the deployment of cost-effective access network systems. This paper presents a novel architecture of a programmable finite state machine (P-FSM) as a hardware accelerator for protocol processing in an optical line terminal (OLT). The P-FSM is programmable hardware that manages various types of FSMs to enhance flexibility in OLTs and achieve wired-rate performance with a negligible increase in total chip area. The P-FSM is implemented using three key technologies: a specific architecture for state management of communications protocols to minimize the logic area, a memory distributed implementation to minimize the program memory, and a new branch operation to minimize the memory area and reduce processing time. Evaluation results show that the P-FSM can handle 10G-EPON/NG-PON2 communications protocols in the same architecture while achieving wired-rate performance. The increase in the total designed area is only 1.5% to 4.9% depending on the number of protocols supported compared to the area of a conventional communications SoC without flexibility. We also clarify that our architecture has the scalability needed to modify the number of FSMs and the maximum number of ONU connections according to the system scale.
- Publication
- IEICE TRANSACTIONS on Communications Vol.E104-B No.3 pp.277-285
- Publication Date
- 2021/03/01
- Publicized
- 2020/09/09
- Online ISSN
- 1745-1345
- DOI
- 10.1587/transcom.2020EBP3050
- Type of Manuscript
- PAPER
- Category
- Fiber-Optic Transmission for Communications
Authors
Saki HATTA
NTT Corporation
Nobuyuki TANAKA
NTT Corporation
Hiroyuki UZAWA
NTT Corporation
Koyo NITTA
NTT Corporation
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Saki HATTA, Nobuyuki TANAKA, Hiroyuki UZAWA, Koyo NITTA, "Programmable Hardware Accelerator for Finite-State-Machine Processing in Flexible Access Network Systems" in IEICE TRANSACTIONS on Communications,
vol. E104-B, no. 3, pp. 277-285, March 2021, doi: 10.1587/transcom.2020EBP3050.
Abstract: The application of network function virtualization (NFV) and software-defined networking (SDN) to passive optical networks (PONs) is attracting attention for the deployment of cost-effective access network systems. This paper presents a novel architecture of a programmable finite state machine (P-FSM) as a hardware accelerator for protocol processing in an optical line terminal (OLT). The P-FSM is programmable hardware that manages various types of FSMs to enhance flexibility in OLTs and achieve wired-rate performance with a negligible increase in total chip area. The P-FSM is implemented using three key technologies: a specific architecture for state management of communications protocols to minimize the logic area, a memory distributed implementation to minimize the program memory, and a new branch operation to minimize the memory area and reduce processing time. Evaluation results show that the P-FSM can handle 10G-EPON/NG-PON2 communications protocols in the same architecture while achieving wired-rate performance. The increase in the total designed area is only 1.5% to 4.9% depending on the number of protocols supported compared to the area of a conventional communications SoC without flexibility. We also clarify that our architecture has the scalability needed to modify the number of FSMs and the maximum number of ONU connections according to the system scale.
URL: https://global.ieice.org/en_transactions/communications/10.1587/transcom.2020EBP3050/_p
Copy
@ARTICLE{e104-b_3_277,
author={Saki HATTA, Nobuyuki TANAKA, Hiroyuki UZAWA, Koyo NITTA, },
journal={IEICE TRANSACTIONS on Communications},
title={Programmable Hardware Accelerator for Finite-State-Machine Processing in Flexible Access Network Systems},
year={2021},
volume={E104-B},
number={3},
pages={277-285},
abstract={The application of network function virtualization (NFV) and software-defined networking (SDN) to passive optical networks (PONs) is attracting attention for the deployment of cost-effective access network systems. This paper presents a novel architecture of a programmable finite state machine (P-FSM) as a hardware accelerator for protocol processing in an optical line terminal (OLT). The P-FSM is programmable hardware that manages various types of FSMs to enhance flexibility in OLTs and achieve wired-rate performance with a negligible increase in total chip area. The P-FSM is implemented using three key technologies: a specific architecture for state management of communications protocols to minimize the logic area, a memory distributed implementation to minimize the program memory, and a new branch operation to minimize the memory area and reduce processing time. Evaluation results show that the P-FSM can handle 10G-EPON/NG-PON2 communications protocols in the same architecture while achieving wired-rate performance. The increase in the total designed area is only 1.5% to 4.9% depending on the number of protocols supported compared to the area of a conventional communications SoC without flexibility. We also clarify that our architecture has the scalability needed to modify the number of FSMs and the maximum number of ONU connections according to the system scale.},
keywords={},
doi={10.1587/transcom.2020EBP3050},
ISSN={1745-1345},
month={March},}
Copy
TY - JOUR
TI - Programmable Hardware Accelerator for Finite-State-Machine Processing in Flexible Access Network Systems
T2 - IEICE TRANSACTIONS on Communications
SP - 277
EP - 285
AU - Saki HATTA
AU - Nobuyuki TANAKA
AU - Hiroyuki UZAWA
AU - Koyo NITTA
PY - 2021
DO - 10.1587/transcom.2020EBP3050
JO - IEICE TRANSACTIONS on Communications
SN - 1745-1345
VL - E104-B
IS - 3
JA - IEICE TRANSACTIONS on Communications
Y1 - March 2021
AB - The application of network function virtualization (NFV) and software-defined networking (SDN) to passive optical networks (PONs) is attracting attention for the deployment of cost-effective access network systems. This paper presents a novel architecture of a programmable finite state machine (P-FSM) as a hardware accelerator for protocol processing in an optical line terminal (OLT). The P-FSM is programmable hardware that manages various types of FSMs to enhance flexibility in OLTs and achieve wired-rate performance with a negligible increase in total chip area. The P-FSM is implemented using three key technologies: a specific architecture for state management of communications protocols to minimize the logic area, a memory distributed implementation to minimize the program memory, and a new branch operation to minimize the memory area and reduce processing time. Evaluation results show that the P-FSM can handle 10G-EPON/NG-PON2 communications protocols in the same architecture while achieving wired-rate performance. The increase in the total designed area is only 1.5% to 4.9% depending on the number of protocols supported compared to the area of a conventional communications SoC without flexibility. We also clarify that our architecture has the scalability needed to modify the number of FSMs and the maximum number of ONU connections according to the system scale.
ER -
English
