IEICE TRANSACTIONS on Communications
A Fast Architecture Exploration Method for High Throughput IEEE 802.11e MAC Implementation Using SystemC
Summary :
This paper presents a fast and systematic architecture exploration method that realizes an efficient IEEE 802.11e based hardware/software co-design Medium Access Control (MAC) system architecture, which can achieve near theoretical MAC throughput for burst data transmission while complying with strict channel access time requirements. Our design approach uses SystemC based Transaction Level Modeling (TLM) framework to integrate reconfigurable general purpose computing and communication resources into the application model for rapid evaluation of core parameters, system performance, and application specific optimizations. As a result, a MAC system architecture that achieves a simulated MAC throughput of more than 100 Mbps when transmitted at 260 Mbps of Physical Layer (PHY) data rate is obtained. This result is verified with X-X-IMPLEMENTATION on a Xilinx Field-Programmable Gate Array (FPGA) board.
- Publication
- IEICE TRANSACTIONS on Communications Vol.E93-B No.10 pp.2833-2836
- Publication Date
- 2010/10/01
- Publicized
- Online ISSN
- 1745-1345
- DOI
- 10.1587/transcom.E93.B.2833
- Type of Manuscript
- LETTER
- Category
- Terrestrial Wireless Communication/Broadcasting Technologies
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Sung-Rok YOON, Min Li HUANG, Sangho SEO, Hiroshi OCHI, Sin-Chong PARK, "A Fast Architecture Exploration Method for High Throughput IEEE 802.11e MAC Implementation Using SystemC" in IEICE TRANSACTIONS on Communications,
vol. E93-B, no. 10, pp. 2833-2836, October 2010, doi: 10.1587/transcom.E93.B.2833.
Abstract: This paper presents a fast and systematic architecture exploration method that realizes an efficient IEEE 802.11e based hardware/software co-design Medium Access Control (MAC) system architecture, which can achieve near theoretical MAC throughput for burst data transmission while complying with strict channel access time requirements. Our design approach uses SystemC based Transaction Level Modeling (TLM) framework to integrate reconfigurable general purpose computing and communication resources into the application model for rapid evaluation of core parameters, system performance, and application specific optimizations. As a result, a MAC system architecture that achieves a simulated MAC throughput of more than 100 Mbps when transmitted at 260 Mbps of Physical Layer (PHY) data rate is obtained. This result is verified with X-X-IMPLEMENTATION on a Xilinx Field-Programmable Gate Array (FPGA) board.
URL: https://global.ieice.org/en_transactions/communications/10.1587/transcom.E93.B.2833/_p
Copy
@ARTICLE{e93-b_10_2833,
author={Sung-Rok YOON, Min Li HUANG, Sangho SEO, Hiroshi OCHI, Sin-Chong PARK, },
journal={IEICE TRANSACTIONS on Communications},
title={A Fast Architecture Exploration Method for High Throughput IEEE 802.11e MAC Implementation Using SystemC},
year={2010},
volume={E93-B},
number={10},
pages={2833-2836},
abstract={This paper presents a fast and systematic architecture exploration method that realizes an efficient IEEE 802.11e based hardware/software co-design Medium Access Control (MAC) system architecture, which can achieve near theoretical MAC throughput for burst data transmission while complying with strict channel access time requirements. Our design approach uses SystemC based Transaction Level Modeling (TLM) framework to integrate reconfigurable general purpose computing and communication resources into the application model for rapid evaluation of core parameters, system performance, and application specific optimizations. As a result, a MAC system architecture that achieves a simulated MAC throughput of more than 100 Mbps when transmitted at 260 Mbps of Physical Layer (PHY) data rate is obtained. This result is verified with X-X-IMPLEMENTATION on a Xilinx Field-Programmable Gate Array (FPGA) board.},
keywords={},
doi={10.1587/transcom.E93.B.2833},
ISSN={1745-1345},
month={October},}
Copy
TY - JOUR
TI - A Fast Architecture Exploration Method for High Throughput IEEE 802.11e MAC Implementation Using SystemC
T2 - IEICE TRANSACTIONS on Communications
SP - 2833
EP - 2836
AU - Sung-Rok YOON
AU - Min Li HUANG
AU - Sangho SEO
AU - Hiroshi OCHI
AU - Sin-Chong PARK
PY - 2010
DO - 10.1587/transcom.E93.B.2833
JO - IEICE TRANSACTIONS on Communications
SN - 1745-1345
VL - E93-B
IS - 10
JA - IEICE TRANSACTIONS on Communications
Y1 - October 2010
AB - This paper presents a fast and systematic architecture exploration method that realizes an efficient IEEE 802.11e based hardware/software co-design Medium Access Control (MAC) system architecture, which can achieve near theoretical MAC throughput for burst data transmission while complying with strict channel access time requirements. Our design approach uses SystemC based Transaction Level Modeling (TLM) framework to integrate reconfigurable general purpose computing and communication resources into the application model for rapid evaluation of core parameters, system performance, and application specific optimizations. As a result, a MAC system architecture that achieves a simulated MAC throughput of more than 100 Mbps when transmitted at 260 Mbps of Physical Layer (PHY) data rate is obtained. This result is verified with X-X-IMPLEMENTATION on a Xilinx Field-Programmable Gate Array (FPGA) board.
ER -
English
