IEICE TRANSACTIONS on Communications
A Proposition of 600 Mbps WLAN-Like System with Low-Complexity MIMO Decoder for FPGA Implementation
Summary :
This paper deals with our works on developing a high-throughput wireless LAN using a group layered space-time (GLST) system with low-complexity MIMO decoder. It achieves the throughput of 600 Mbps for 30 meter propagation distance by utilizing 80 MHz bandwidth in the 5 GHz frequency band. Run test under channel model B of IEEE802.11TGn demonstrates its excellent performance. The register transfer level results show that the developed system is synthesized successfully and the prototyping in the target FPGA chips of Stratix II EP2S180F1508C4 gives the expected results.
- Publication
- IEICE TRANSACTIONS on Communications Vol.E94-B No.2 pp.491-498
- Publication Date
- 2011/02/01
- Publicized
- Online ISSN
- 1745-1345
- DOI
- 10.1587/transcom.E94.B.491
- Type of Manuscript
- PAPER
- Category
- Wireless Communication Technologies
Authors
Keyword
Latest Issue
Copyrights notice of machine-translated contents
The copyright of the original papers published on this site belongs to IEICE. Unauthorized use of the original or translated papers is prohibited. See IEICE Provisions on Copyright for details.
Cite this
Copy
Wahyul Amien SYAFEI, Yuhei NAGAO, Ryuta IMASHIOYA, Masayuki KUROSAKI, Baiko SAI, Hiroshi OCHI, "A Proposition of 600 Mbps WLAN-Like System with Low-Complexity MIMO Decoder for FPGA Implementation" in IEICE TRANSACTIONS on Communications,
vol. E94-B, no. 2, pp. 491-498, February 2011, doi: 10.1587/transcom.E94.B.491.
Abstract: This paper deals with our works on developing a high-throughput wireless LAN using a group layered space-time (GLST) system with low-complexity MIMO decoder. It achieves the throughput of 600 Mbps for 30 meter propagation distance by utilizing 80 MHz bandwidth in the 5 GHz frequency band. Run test under channel model B of IEEE802.11TGn demonstrates its excellent performance. The register transfer level results show that the developed system is synthesized successfully and the prototyping in the target FPGA chips of Stratix II EP2S180F1508C4 gives the expected results.
URL: https://global.ieice.org/en_transactions/communications/10.1587/transcom.E94.B.491/_p
Copy
@ARTICLE{e94-b_2_491,
author={Wahyul Amien SYAFEI, Yuhei NAGAO, Ryuta IMASHIOYA, Masayuki KUROSAKI, Baiko SAI, Hiroshi OCHI, },
journal={IEICE TRANSACTIONS on Communications},
title={A Proposition of 600 Mbps WLAN-Like System with Low-Complexity MIMO Decoder for FPGA Implementation},
year={2011},
volume={E94-B},
number={2},
pages={491-498},
abstract={This paper deals with our works on developing a high-throughput wireless LAN using a group layered space-time (GLST) system with low-complexity MIMO decoder. It achieves the throughput of 600 Mbps for 30 meter propagation distance by utilizing 80 MHz bandwidth in the 5 GHz frequency band. Run test under channel model B of IEEE802.11TGn demonstrates its excellent performance. The register transfer level results show that the developed system is synthesized successfully and the prototyping in the target FPGA chips of Stratix II EP2S180F1508C4 gives the expected results.},
keywords={},
doi={10.1587/transcom.E94.B.491},
ISSN={1745-1345},
month={February},}
Copy
TY - JOUR
TI - A Proposition of 600 Mbps WLAN-Like System with Low-Complexity MIMO Decoder for FPGA Implementation
T2 - IEICE TRANSACTIONS on Communications
SP - 491
EP - 498
AU - Wahyul Amien SYAFEI
AU - Yuhei NAGAO
AU - Ryuta IMASHIOYA
AU - Masayuki KUROSAKI
AU - Baiko SAI
AU - Hiroshi OCHI
PY - 2011
DO - 10.1587/transcom.E94.B.491
JO - IEICE TRANSACTIONS on Communications
SN - 1745-1345
VL - E94-B
IS - 2
JA - IEICE TRANSACTIONS on Communications
Y1 - February 2011
AB - This paper deals with our works on developing a high-throughput wireless LAN using a group layered space-time (GLST) system with low-complexity MIMO decoder. It achieves the throughput of 600 Mbps for 30 meter propagation distance by utilizing 80 MHz bandwidth in the 5 GHz frequency band. Run test under channel model B of IEEE802.11TGn demonstrates its excellent performance. The register transfer level results show that the developed system is synthesized successfully and the prototyping in the target FPGA chips of Stratix II EP2S180F1508C4 gives the expected results.
ER -
English
